Digital signal processor and associated method for conditional d

Details Digital signal processor and associated method for conditional d Digital signal processor and associated method for conditional d

1994-12-27

1998-11-03

Lim, Krisna

395561, G06F 930

Patent

active

058322582

ABSTRACT:
A digital signal processor that includes an execution unit, a condition code register, a program memory, a program control unit, and an instruction decoder. The program memory stores a sequence of instruction words and includes an instruction word that has at least one field that identifies a data processing operation to be performed by the execution unit. The instruction word also includes a condition code field that identifies a predefined condition and also identifies whether said condition code register should be updated when the data processing operation is performed by the execution unit. The program control unit outputs an instruction address to the program memory so as to select the instruction word in the program memory. The instruction decoder decodes the selected instruction word. It includes decoder circuitry for decoding the at least one field to generate control signals for controlling the execution unit to perform the specific data processing operation. The execution unit includes means for generating a current condition code flag if a corresponding predefined condition occurs when the execution unit performs the current data processing operation in response to the control signals. The instruction decoder further includes condition code decoder circuitry for decoding the condition code field to generate a control signal for enabling and disabling the condition code register to store the current condition code flag in accordance with the condition code field's value.

REFERENCES:
patent: 4181942 (1980-01-01), Forster et al.
patent: 4270181 (1981-05-01), Tanakura et al.
patent: 4498135 (1985-02-01), Caudel
patent: 4503500 (1985-03-01), Magar
patent: 4566063 (1986-01-01), Zolnowsky et al.
patent: 4742453 (1988-05-01), Shibuya
patent: 4881194 (1989-11-01), Sprague et al.
patent: 4891754 (1990-01-01), Boreland
patent: 4935867 (1990-06-01), Wang et al.
patent: 4964046 (1990-10-01), Mehrgardt et al.
patent: 4974155 (1990-11-01), Dulong et al.
patent: 5045993 (1991-09-01), Murakami et al.
patent: 5051896 (1991-09-01), Lee et al.
patent: 5053954 (1991-10-01), Miyoski
patent: 5081574 (1992-01-01), Larsen et al.
patent: 5109495 (1992-04-01), File et al.
patent: 5185869 (1993-02-01), Suzuki
patent: 5193157 (1993-03-01), Barbour et al.
patent: 5257354 (1993-10-01), Comfort et al.
patent: 5313644 (1994-05-01), Matsuo et al.
patent: 5345567 (1994-09-01), Hayden et al.
Motorola Semiconductor Products Inc.; MC6800, 1984 pp. 1, 2, and 22.
Sohi; Instruction Issue Logic for High--Performance, Interruptible, Multiple Functional Unit, pipelined Computers; IEEE Transactions On Computers, vol. 39, N. 3, Mar. 1990, pp. 349-359.
Popescu et al, "The Metaflow Architecture" pp. 10-13, 63-73, 1991.

Affiliated with

Also associated with

Rating

Digital signal processor and associated method for conditional d does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital signal processor and associated method for conditional d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital signal processor and associated method for conditional d will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-701602