Multi set cache structure having parity RAMs holding parity bits

Details Multi set cache structure having parity RAMs holding parity bits Multi set cache structure having parity RAMs holding parity bits

1996-01-26

1998-11-03

Asta, Frank J.

Excavating

395445, 395449, 371 492, 371 494, 364DIG1, G06F 1300

Patent

active

058322507

ABSTRACT:
A multi-set cache structure, providing a first-level cache and second level cache to a processor, stores data words where each word holds two bytes and two status bits. Each cache set includes a Tag RAM for holding the address data words and a Parity RAM holding a parity bit for each byte and a parity bit for the two status bits. A programmable array logic control unit has a predictive generator logic unit to generate the proper "status parity bit" for each set of status bits (V,R) without need for waiting to calculate the status parity bit from the existing values of the two status bits.

REFERENCES:
patent: 5191243 (1993-03-01), Shen et al.
patent: 5345582 (1994-09-01), Tsuchiya
patent: 5369753 (1994-11-01), Tipley
patent: 5450565 (1995-09-01), Nadir et al.
patent: 5479641 (1995-12-01), Nadir et al.
patent: 5530832 (1996-06-01), So et al.
patent: 5553266 (1996-09-01), Metzger et al.
patent: 5557622 (1996-09-01), Hassoun et al.

Affiliated with

Also associated with

Rating

Multi set cache structure having parity RAMs holding parity bits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi set cache structure having parity RAMs holding parity bits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi set cache structure having parity RAMs holding parity bits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-701431