Excavating
Patent
1984-12-06
1986-11-04
Atkinson, Charles E.
Excavating
324 73R, 371 16, G01R 3128, G06F 1100
Patent
active
046213635
ABSTRACT:
The detailed testing of processors, manufactured according to very large scale integration principles, which also extends to secondary functions of operations, such as the setting or non-setting of particular state indicators, necessitates the transfer of large quantities of test data between the processor and the tester, for which purpose no distinction is drawn between external and integrated testers. For testing such structures, the known LSSD method is frequently used wherein the storage elements of the logic subsystems are combined in the form of shift register chains for testing. To permit a fast exchange of test data on the system bus, connecting the processor to a tester, interface register stages are also included in the shift register chain which has a garland-shaped structure and whose beginning and end are connected by a controllable switch during testing. During testing, the entry of test data and the emission of result data, which are in each case effected through the system bus and the shift steps of the garland-shaped shift register chain, overlap one another.
REFERENCES:
patent: 4298980 (1981-11-01), Hajdu et al.
patent: 4476431 (1984-10-01), Blum
patent: 4477902 (1984-10-01), Puri et al.
patent: 4567593 (1986-01-01), Bashaw
Atkinson Charles E.
Bouchard John H.
International Business Machines - Corporation
Seinberg Saul S.
LandOfFree
Testing and diagnostic device for digital computers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Testing and diagnostic device for digital computers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Testing and diagnostic device for digital computers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-699934