Fault-tolerant method and means for managing access to an initia

Details Fault-tolerant method and means for managing access to an initia Fault-tolerant method and means for managing access to an initia

1997-12-11

1998-11-03

Tu, Trinh L.

Excavating

3652301, G11C 2900, G11C 800

Patent

active

058320059

ABSTRACT:
A method and means in a stored, program-controlled machine to maintain an uninterrupted access and copying of simple parity-coded words of an initial program load (IPL) or other software from a read-only memory or a memory with limited rewrite capability in the presence of detectable errors, erasures, or faults. The method utilizes detected parity error in a word copied out from storage to modify the address register to seek the same word from a mirror address of an image copy of the IPL. The image copy is stored at a second range of consecutive memory address nonintersecting and symmetric with the address range of the original IPL. The IPL is then accessed in the second address range until either another parity error causes a switch back to the original IPL or the program terminates.

REFERENCES:
patent: 4531213 (1985-07-01), Scheuneman
patent: 4920538 (1990-04-01), Chan et al.
patent: 5345582 (1994-09-01), Tsuchiya
patent: 5535162 (1996-07-01), Uenoyana

Affiliated with

Also associated with

Rating

Fault-tolerant method and means for managing access to an initia does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fault-tolerant method and means for managing access to an initia, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault-tolerant method and means for managing access to an initia will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-698403