Static information storage and retrieval – Interconnection arrangements
Patent
1997-03-07
1998-11-03
Nelms, David C.
Static information storage and retrieval
Interconnection arrangements
365 51, G11C 506
Patent
active
058318917
ABSTRACT:
A non-volatile memory device having optimized management of data transmission lines, having the particularity that it comprises at least one bidirectional internal bus that runs from one end of the memory device to the other, one or more source structures that exist externally and internally to the memory device, and a timer means. The timer means is adapted to time-control the independent and exclusive access of the external and internal source structures, within a same memory cycle, to the internal bus for the transmission of data, controls, and functions, from one end of the memory to the other over the internal bus.
REFERENCES:
patent: 5150467 (1992-09-01), Hayes et al.
patent: 5367480 (1994-11-01), Matsumiya
patent: 5369611 (1994-11-01), Miura
patent: 5584010 (1996-12-01), Kawai et al.
patent: 5619466 (1997-04-01), McClure
patent: 5633822 (1997-05-01), Campardo et al.
patent: 5646891 (1997-07-01), Okamoto
Barcella Antonio
Pascucci Luigi
Ho Hoai V.
Nelms David C.
STMicroelectronics S.r.l.
LandOfFree
Non-volatile memory device having optimized management of data t does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile memory device having optimized management of data t, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory device having optimized management of data t will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-697423