Test ready compiler for design for test synthesis

Details Test ready compiler for design for test synthesis Test ready compiler for design for test synthesis

1997-12-09

1998-11-03

Trans, Vincent N.

Boots, shoes, and leggings

364488, G06F 1750

Patent

active

058318682

ABSTRACT:
A computer implemented process and system for providing a test ready (TR) compiler with specific information regarding the impact of added scannable cells and resources on its mission mode design. In so doing, the TR compiler optimizes more effectively for added test resources (e.g., scannable cells and other scan routing resources) so that predetermined performance and design related constraints of the mission mode design are maintained. The TR compiler translates generic sequential cells into technology dependent non-scan cells. In the TR compiler, during replacement, scannable memory cells are used in place of these non-scan memory cells specified within the mission mode circuitry. In this way, the TR compiler is informed of the characteristics of the scannable memory cells during optimization. For test, the scannable memory cells are chained to each other to form chain chains of sequential cells. To account for chaining during compile, the TR compiler provides output driven loopback connections to simulate electrical characteristics of the chain during compile. In the above implementation, the TR compiler can efficiently provide translation of an HDL description with test implementations into a gate level netlist. With the addition of certain information regarding the test implementation (e.g., scan replacement is done and loopback connections are added), the TR compiler of the present invention can better optimize the overall layout for the addition of the test resources.

REFERENCES:
patent: 5345393 (1994-09-01), Ueda
patent: 5513118 (1996-04-01), Dey et al.
patent: 5513123 (1996-04-01), Dey et al.
patent: 5522063 (1996-05-01), Ashar et al.
patent: 5550749 (1996-08-01), Dey et al.
patent: 5572712 (1996-11-01), Jamal
patent: 5703789 (1997-12-01), Beausang et al.

Affiliated with

Also associated with

Rating

Test ready compiler for design for test synthesis does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Test ready compiler for design for test synthesis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test ready compiler for design for test synthesis will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-697099