Multi-level nonvolatile semiconductor memory device having impro

Details Multi-level nonvolatile semiconductor memory device having impro Multi-level nonvolatile semiconductor memory device having impro

1996-11-13

1998-09-29

Nelms, David C.

Static information storage and retrieval

Floating gate

Multiple values

365184, 36518903, 36518905, G11C 1134

Patent

active

058154361

ABSTRACT:
A nonvolatile semiconductor memory device includes a memory cell including a charge storage section for storing n-value data (n.gtoreq.3). In this device, the charge storage section has discrete first to n-th charge amount regions for storing the n-value data. If the first to n-th charge amount regions are defined as n-th, (n-1)-th, . . . , (i+1)-th, i-th charge amount regions descending order of an amount of positive or negative charge stored in the charge storage section, a charge amount difference .DELTA.Mj between a j-th charge amount region and a (j-1)-th charge amount region is set to .DELTA.Mn >.DELTA.Mn-1> . . . >.DELTA.Mi+2>.DELTA.Mi+1.

REFERENCES:
patent: 5043940 (1991-08-01), Harari
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5268870 (1993-12-01), Harari
patent: 5321699 (1994-06-01), Endoh et al.
patent: 5422842 (1995-06-01), Cernea et al.
patent: 5521865 (1996-05-01), Ohuchi et al.
patent: 5555204 (1996-09-01), Endoh et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5621682 (1997-04-01), Tanzawa

Affiliated with

Also associated with

Rating

Multi-level nonvolatile semiconductor memory device having impro does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-level nonvolatile semiconductor memory device having impro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-level nonvolatile semiconductor memory device having impro will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-692620