Patent
1997-02-25
1999-04-27
Eng, David Y.
G06F 938
Patent
active
058988777
ABSTRACT:
A processor uses a special instruction set to enhance exception handling, such as interrupt handling. The processor uses a pipeline comprising five separate stages of fetch, decode, execute, memory access and register write. For each operation executed by the processor, the operation has an operation initiation instruction and an operation result fetch instruction, each of which has multiple stages. The operation result fetch instruction awaits the completion of the operation initiation instruction. While waiting, the operation result fetch instruction is suspended, preferably before any hardware resource is changed, and if necessary canceled to accommodate an exception handling signal. Since the hardware resource is changed at the "execute" stage of the operation, the operation result fetch instruction is suspended at the "decode" stage. Upon receiving the exception handling signal, the operation result fetch instruction may be canceled and the processor is free to process the exception handling. After completion of the exception handling, the operation result fetch instruction is re-executed from the beginning.
REFERENCES:
patent: 4509116 (1985-04-01), Lackey et al.
patent: 5050068 (1991-09-01), Dollars et al.
patent: 5142634 (1992-08-01), Fite et al.
patent: 5218711 (1993-06-01), Yoshida
patent: 5297263 (1994-03-01), Ohtsuka et al.
patent: 5742780 (1998-04-01), Caulk
High Performance and Low-Power-Consumption 32-bit RISC Single Chip Microcomputer V851, NEC Microcomputer System, Ltd., pp. 42-47.
Koumura Yasuhito
Matsumoto Kenshi
Miura Hiroki
Eng David Y.
Sanyo Electric Co,. Ltd.
LandOfFree
Processor using special instruction set to enhance exception han does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor using special instruction set to enhance exception han, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor using special instruction set to enhance exception han will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-692549