Method and apparatus for determining I/O size distribution of an

Details Method and apparatus for determining I/O size distribution of an Method and apparatus for determining I/O size distribution of an

1997-06-03

1999-04-27

Teska, Kevin J.

Boots, shoes, and leggings

364578, G06F 9455

Patent

active

058988637

ABSTRACT:
A method and apparatus for simulating the input/output operations of a memory unit, such as a disk drive array, provide for determining over a predetermined time period, a profile which includes the number of read and write operations for the memory unit and the number of blocks of data read or written during each such operation. The resulting data of the profile is sorted in accordance with the cumulative likelihood of occurrence of the operations, and the read and write operations are then recreated, in a random statistical fashion, in accordance with the sorted resulting data to simulate the frequency of occurrence of the read and write operations at a remote site for the original memory device. The validity of the simulation can be ascertained by repeating the read/write operation collection process during the simulation process and comparing the resulting data with the original data. The simulation can thus take place without adversely affecting operation at the customer's site.

REFERENCES:
patent: 4862347 (1989-08-01), Rudy
patent: 5121492 (1992-06-01), Saville, III et al.
patent: 5544320 (1996-08-01), Konrad
patent: 5546562 (1996-08-01), Patel
patent: 5680590 (1997-10-01), Parti
By Fancois Gigon, "Modeling and Simulation of the 16 Megabit Eprom Cell for Write/Read Operation with a Compact Spice Model", IEEE, IEDM 90, 1990, pp. 205-208.
By Valerie Taylor, "Sparse Matrix Computations: Implications for Cache Designs", IEEE, 1992, pp. 598-607.
By Yan et al., "A New Resonant-Tunnel Diode-Based Multivalued Memory Circuit Using a MESFET Depletion Load", IEEE Journal of Solid-State Circuits, vol. 27, No. 8, Aug. 1992, pp. 1198-1202.
By Keeney et al., "Complete Transient Simulation of Flash EEPROM Devices", IEEE Transactions on Electron Devices, vol. 39, No. 12, Dec. 1992, pp. 2750-2757.
By Gjessing et al., "Performance of the RamLink Memory Architecture", IEEE Proceddings of the 27th Annual Hawaii Int'l Conference on System Sciences, 1994, pp. 154-162.
By Chang et al., "Evaluation of sequential-in-random-out memory device", IEEE Electronics Letters, Apr. 13th, 1995, vol. 31, No. 8, pp. 620-621.

Affiliated with

Also associated with

Rating

Method and apparatus for determining I/O size distribution of an does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for determining I/O size distribution of an, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for determining I/O size distribution of an will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-692313