Excavating
Patent
1996-12-23
1999-04-27
Beausoliel, Jr., Robert W.
Excavating
364489, G01R 3128
Patent
active
058987053
ABSTRACT:
A method is provided for generating test vectors to detect bridge faults in a semiconductor device. In one version of the invention, the method includes the steps of creating a net name data structure from a structural description of the semiconductor device which includes data representing the instance names for the nets to be tested, identifying a pair of nets in the net name data structure, and generating at least one test vector for the pair of nets such that, when the vectors impress on the nets, the state of the nets of the pair will change relative to each other such that logic, coupled to the pair, produces a signal which indicates whether a bridge fault exists between the nets of the pair.
REFERENCES:
patent: 5390193 (1995-02-01), Millman et al.
patent: 5475695 (1995-12-01), Caywood et al.
patent: 5513188 (1996-04-01), Parker et al.
patent: 5517506 (1996-05-01), Underwood et al.
patent: 5530372 (1996-06-01), Lee et al.
patent: 5535223 (1996-07-01), Horstmann et al.
patent: 5668745 (1997-09-01), Day
patent: 5671150 (1997-09-01), Maxwell
patent: 5672966 (1997-09-01), Palezewski et al.
patent: 5706294 (1998-01-01), Takahashi et al.
Beausoliel, Jr. Robert W.
Iqbal Nadeem
LSI Logic Corporation
LandOfFree
Method for detecting bus shorts in semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for detecting bus shorts in semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for detecting bus shorts in semiconductor devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-690473