Method of and circuit for generating zigzag addresses

Details Method of and circuit for generating zigzag addresses Method of and circuit for generating zigzag addresses

1993-02-09

1997-02-04

Lane, Jack A.

3954211, 39542111, G06F 1200

Patent

active

056008139

ABSTRACT:
In order to generate zigzag addresses for Discrete Cosine Transformation DCT data arranged in the form of a square matrix, row differentials (.DELTA.y) and column differentials (.DELTA.x) being differentials of row addresses (y) and column addresses (x) are previously stored to be successively read out (steps S12 and S13). The row differentials (.DELTA.y) and the column differentials (.DELTA.x) are added to the row addresses (y) and the column addresses (x) respectively, to newly obtain zigzag addresses (steps S14 and S15). Thus, the amount data to be stored can be reduced. Further, it is possible to further reduce the amount of data to be stored by compressing data through regularity of the row differentials (.DELTA.y) and the column differentials (.DELTA.x).

REFERENCES:
patent: 5162908 (1992-11-01), Kim
Nick Birch, et al., "Datenkompression L ost ubertragungs-und Speicherprobleme" (Data Compression Solves Transmission and Storage Problems), Elektronik 19, Sep. 15, 1989 pp. 44-49.

Affiliated with

Also associated with

Rating

Method of and circuit for generating zigzag addresses does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of and circuit for generating zigzag addresses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and circuit for generating zigzag addresses will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-688493