Boots – shoes – and leggings
Patent
1994-04-05
1997-02-04
Mai, Tan V.
Boots, shoes, and leggings
3647241, G06F 1531
Patent
active
056005822
ABSTRACT:
A synchronous vector processor (SVP) (30) is provided to realize a horizontal decimation filter by processing in input value through a plurality of parallel processing elements (40). A plurality of input pixel values (80) representing a horizontal line of information in a video display are input to a data input register (DIR) (31) of the SVP (30). Each of the processing elements (40) is associated with a filter output and is operable to perform all calculations necessary to realize a multi-tap filter structure for the associated output. This is achieved by first increasing the frequency of the input signal by inserting zeros therein and then performing a number of multiplications and additions to generate an output value for that processing element, this realizing an interpolation FIR filter algorithm. The finite impulse response (FIR) filter algorithm is defined by predetermined filter coefficients stored in a constant generator (71d). Each of the processing elements are utilized to multiply a plurality of near-neighbor input values with FIR filter coefficients that are obtained from a constant generator (71d). The resulting sum for each of the processing elements is then input to the a data output register (DOR) (16) as the filter output. The output of the SVP (30) is then input to line memory (90) that is operable to decimate the output of select ones of the processing elements of the SVP (30). This rearranges the outputs to decrease the number of output pixels for each line relative to the number of input pixels for each line.
REFERENCES:
patent: 3997772 (1976-12-01), Crochiere et al.
patent: 3997773 (1976-12-01), Van Essen et al.
patent: 4472785 (1984-09-01), Kasuga
patent: 4748578 (1988-05-01), Lagadec et al.
patent: 4872133 (1989-10-01), Leeland
patent: 5163120 (1992-11-01), Childers et al.
patent: 5210705 (1993-05-01), Chauvel et al.
patent: 5311459 (1994-05-01), D'Luna et al.
R. E. Crochiere and L. R. Rabiner, "Interpolation and Decimation of Digial Signals: A Tutorial Review", Proc. IEEE, vol. 69, pp. 300-331, Mar. 1981.
A. B. Oppenheim and R. W. Schafer, "Discrete-Time Signal Processing", Englewood Cliffs, N.J.: Prentice Hall, 1989, pp. 105-111.
D. S. K. Chan and L. R. Rabiner, "Analysis of Quantization Errors in the Direct Form for Finite Impulse Response Digital Filters", IEEE Transactions on Audio and Electroacoustics, vol. ASSP-29, pp. 155-162, Apr. 1981.
E. G. Hogenauer, "An Economical Class of Digital Filters for Decimation and Interpolation", IEEE Trans. Acoust. Speech, Signal Processing, vol. ASSP-29, pp. 155-162, Apr. 1981.
T. W. Wong and R. M. Gray, "FIR Filters with Sigma-Delta Modulation Encoding", IEEE Trans. on Acoust., Speech and Signal Processing, vol. 38, pp. 979-990, Jun. 1990.
Donaldson Richard L.
Kesterson James C.
Mai Tan V.
Marshall, Jr. Robert D.
Texas Instruments Incorporated
LandOfFree
Programmable horizontal line filter implemented with synchronous does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable horizontal line filter implemented with synchronous, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable horizontal line filter implemented with synchronous will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-685780