System and method for maintaining coherency of information trans

Details System and method for maintaining coherency of information trans System and method for maintaining coherency of information trans

1994-12-06

1998-05-05

Robertson, David L.

395445, G06F 1300

Patent

active

057489386

ABSTRACT:
A method and system are provided for maintaining memory coherency. A first device stores information. A second device is coupled to the first device. The second device inputs at least a portion of the information and outputs an indication that the portion is not to be cached by the second device. Rather than initializing other devices to "know" in advance that a cache memory is absent from a given device, a control signal indicates the device's intent to not cache the requested portion of information in a cache memory.

REFERENCES:
patent: 4136386 (1979-01-01), Annunziata et al.
patent: 4958351 (1990-09-01), Flora et al.
patent: 4977498 (1990-12-01), Rastegar et al.
patent: 5043886 (1991-08-01), Witek et al.
patent: 5091850 (1992-02-01), Culley
patent: 5191649 (1993-03-01), Cadambi et al.
patent: 5241664 (1993-08-01), Ohba et al.
patent: 5287537 (1994-02-01), Newmark et al.
patent: 5297269 (1994-03-01), Donaldson et al.
patent: 5355467 (1994-10-01), MacWilliams et al.
patent: 5517626 (1996-05-01), Archer et al.
patent: 5528764 (1996-06-01), Heil
IBM Technical Disclosure Bulletin, vol. 33, No. 2, Jul. 1990, "Reduction of of Cache Coherence Traffic in MP Systems Via Large Block Authority", pp. 398-406.
IBM Technical Disclosure Bulletin, vol. 26, No. 8, Jan. 1984, "Bin in Transit Mechanism", pp. 4153-4155.
IBM Technical Disclosure Bulletin, vol. 26, No. 7B, Dec. 1983, "Sequential Staging Control", pp. 3817-3819.
IBM Technical Disclosure Bulletin, vol. 27, No. 8, Jan. 1985, "Caching and Recovery of Catalog Information in Distributed Query Compilation", pp. 4795-4797.
IBM Technical Disclosure Bulletin, vol. 31, No. 7, Dec. 1988, "Mechanism for Emulating a Tagged Memory Computer System", pp. 429-430.
IBM Technical Disclosure Bulletin, vol. 25, No. 10, Mar. 1983, "Partial Track Staging", pp. 5008-5009.
Computer 1990 IEEE, "A Survey of Cache Coherence Schemes for Multiprocessors", Per Stenstrom, Lund University, pp. 12-24.
Performance Semiconductor Corporation, Performance Semiconductor PR4000 Microprocessor Users Manual, MIPS R4000 Users Manual, pp. 11-1 through 11-34.

Affiliated with

Also associated with

Rating

System and method for maintaining coherency of information trans does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for maintaining coherency of information trans, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for maintaining coherency of information trans will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-68421