FET having part of active region formed in semiconductor layer i

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437 41, 437162, 437911, H01L 21265, H01L 21225, H01L 21385

Patent

active

055997244

ABSTRACT:
An N-type source (or drain) region is formed in the surface area of a P-type silicon substrate. A first insulation film is formed on the silicon substrate and a gate electrode is formed on the first insulation film. A second insulation film is formed on the first insulation film and gate electrode. A through hole is formed in those portions of the second insulation film, gate electrode and first insulation film which lie on the source region. A gate oxide film is formed on the side wall of the through hole. A P-type silicon layer serving as a channel region is formed on that portion of the source region which lies inside the through hole by the selective epitaxial growth. An N-type drain (or source) region is formed in the upper portion of the silicon layer. A third insulation film is formed on the resultant structure. A first contact hole is formed in portions of the third, second and first insulation films which lie on the source region, a second contact hole is formed in portions of the third and second insulation films which lie on the gate electrode, and a third contact hole is formed in a portion of the third insulation film which lies on the drain region by use of the RIE method. Wiring layers are formed inside the first to third contact holes and on part of the third insulation film.

REFERENCES:
patent: 4404575 (1983-09-01), Nishizawa
patent: 4434433 (1984-02-01), Nishizawa
patent: 4566172 (1986-01-01), Bencuya et al.
patent: 5252849 (1993-10-01), Fitch et al.
patent: 5414289 (1995-05-01), Fitch et al.
IBM Technical Disclosure Bulletin, vol. 11 No. 3, Aug. 1968, pp. 332-333, "High-Speed Field-Effect Transistor", by Drangeid.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

FET having part of active region formed in semiconductor layer i does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with FET having part of active region formed in semiconductor layer i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FET having part of active region formed in semiconductor layer i will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-677935

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.