Patent
1997-12-08
2000-08-01
Teska, Kevin J.
3955002, G01R 3128
Patent
active
060978848
ABSTRACT:
A method for automated placement of markers or probe points adjacent to critical timing paths in an integrated circuit design. The markers aid in identifying critical path interconnect lines for purposes of failure analysis or design verification. In a method according to the invention, timing information related to various signal paths in an integrated path is analyzed to isolated critical timing paths. Once a signal path is determined to be a critical timing path, layout data for the critical path is extracted from a layout database. An unused area(s) is then located adjacent to the critical path. Marker information is next inserted into the unused area(s) of the layout database. The act of inserting marker information is performed by a specialized software tool capable of modifying a layout database. Alternatively, existing automated floorplanning or layout tools, or other electronic design automation (EDA) tools, whether proprietary or industry standard, are modified to insert the marker information. The marker information causes markers to be fabricated at strategic points along the critical path in the unused areas without violating design rules. Hence, upon visual inspection of the integrated circuit, a failure analyst can readily locate the markers and identify critical paths.
REFERENCES:
patent: 5068547 (1991-11-01), Gascoyne
patent: 5157668 (1992-10-01), Buenzli, Jr. et al.
patent: 5214250 (1993-05-01), Cayson et al.
patent: 5325309 (1994-06-01), Halaviati et al.
patent: 5486786 (1996-01-01), Lee
patent: 5530372 (1996-06-01), Lee et al.
patent: 5635424 (1997-06-01), Rostoker et al.
patent: 5663967 (1997-09-01), Lindberg et al.
patent: 5675498 (1997-10-01), Lee et al.
patent: 5801959 (1998-09-01), Ding et al.
patent: 5825191 (1998-10-01), Niijima et al.
patent: 5828580 (1998-10-01), Ho
patent: 5901066 (1999-05-01), Hong
patent: 5901899 (1999-06-01), Barrientos
Sivaraman, M. and Strojwas, A "Diagnosis of Path Delay Faults," Proceedings of the 38th Midwest Symposium on Circuits and Systems, 1995, pp. 769-772, vol. 2, Aug. 1995.
Fladung Richard D.
Garbowski Leigh Marie
LSI Logic Corporation
Teska Kevin J.
LandOfFree
Probe points and markers for critical paths and integrated circu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Probe points and markers for critical paths and integrated circu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Probe points and markers for critical paths and integrated circu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-672150