Method of making vertical field effect transistor with plurality

Details Method of making vertical field effect transistor with plurality Method of making vertical field effect transistor with plurality

1987-05-04

1988-07-12

Ozaki, George T.

Fishing, trapping, and vermin destroying

437 34, 437 50, 437180, 437983, H01L 21265, H01L 2118

Patent

active

047570296

ABSTRACT:
A method of making a vertical field effect transistor (FET) having a plurality of gates which are isolated from each other. Each gate has a contact thereby enabling a single gate which is turned "on" to cause the vertical FET to conduct a current. This configuration allows for a logical "or" function to be implemented in a vertical FET.

REFERENCES:
patent: 3520741 (1970-07-01), Mankarious
patent: 3841917 (1974-10-01), Shannon
patent: 4259366 (1981-03-01), Balasubraminian et al.
patent: 4408384 (1983-10-01), Lowis et al.
patent: 4466173 (1984-08-01), Baliga

Affiliated with

Also associated with

Rating

Method of making vertical field effect transistor with plurality does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of making vertical field effect transistor with plurality, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making vertical field effect transistor with plurality will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-664390