Structure and method for instruction boundary machine state rest

Details Structure and method for instruction boundary machine state rest Structure and method for instruction boundary machine state rest

1997-06-11

1999-10-12

Treat, William M.

39518314, G06F 1100

Patent

active

059665300

ABSTRACT:
A high-performance processor is disclosed with structure and methods for: (1) aggressively scheduling long latency instructions including load/store instructions while maintaining precise state; (2) maintaining and restoring state at any instruction boundary; (3) tracking instruction status; (4) checkpointing instructions; (5) creating, maintaining, and using a time-out checkpoint; (6) tracking floating-point exceptions; (7) creating, maintaining, and using a watchpoint for plural, simultaneous, unresolved-branch evaluation; and (9) increasing processor throughput while maintaining precise state. In one embodiment of the invention, a method of restoring machine state in a processor at any instruction boundary is disclosed. For any instruction which may modify control registers, the processor is either synchronized prior to execution or an instruction checkpoint is stored to preserve state; and for any instruction that creates a program counter discontinuity an instruction checkpoint is stored. Instruction execution status is monitored to detect a fault condition and if a fault occurs, the instruction identifier is saved according to predetermined rules and used as an endpoint to backup the program counter. If the faulting instruction is a checkpointed instruction, then the state information is restored from the checkpoint prior to reexecuting the faulting instruction, but if one of the instructions for which state was stored is sequentially between the faulting instruction and the last issued instruction, then (i) backing-up said processor to the closest checkpoint after the faulting instruction, (ii) back stepping the processor to restore state, and (iii) decrementing the program counter to the faulting instruction.

REFERENCES:
patent: 4703481 (1987-10-01), Fremont
patent: 4847755 (1989-07-01), Morrison et al.
patent: 4893233 (1990-01-01), Denman et al.
patent: 4903264 (1990-02-01), Talgam et al.
patent: 4912707 (1990-03-01), Kogge et al.
patent: 5003458 (1991-03-01), Yamaguchi et al.
patent: 5003462 (1991-03-01), Blaner et al.
patent: 5021945 (1991-06-01), Morrison et al.
patent: 5075844 (1991-12-01), Jardine et al.
patent: 5093908 (1992-03-01), Beacom et al.
patent: 5193206 (1993-03-01), Mills
patent: 5235700 (1993-08-01), Alaiwan et al.
patent: 5261071 (1993-11-01), Lyon
patent: 5271013 (1993-12-01), Gleeson
patent: 5293499 (1994-03-01), Jensen
patent: 5301309 (1994-04-01), Sugano
patent: 5313634 (1994-05-01), Eickemeyer
patent: 5313647 (1994-05-01), Kaufman et al.
patent: 5355457 (1994-10-01), Shebanow et al.
patent: 5442757 (1995-08-01), McFarland et al.
patent: 5497499 (1996-03-01), Garg et al.
patent: 5590295 (1996-12-01), Deosaran et al.
patent: 5649136 (1997-07-01), Shen et al.
Hwu, Wen-Mei W., et al.; "Checkpoint Repair for High-Performance Out-of-Order Execution Machines", IEEE Transactions on Computers, vol. C-36, No. 12 (Dec. 1987), pp. 1496-1514.

Affiliated with

Also associated with

Rating

Structure and method for instruction boundary machine state rest does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Structure and method for instruction boundary machine state rest, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structure and method for instruction boundary machine state rest will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-660921