Parameter interpolator for speech synthesis circuit

Details Parameter interpolator for speech synthesis circuit Parameter interpolator for speech synthesis circuit

1978-04-28

1980-02-19

Smith, Jerry

Boots, shoes, and leggings

179 1SA, 179 1SC, 179 1SM, 179 15AS, 364513, G01L 100, G06F 1534

Patent

active

041897790

ABSTRACT:
Disclosed is a parameter interpolator for a speech synthesis circuit. Using a parameter interpolator permits the data rate to the speech synthesis circuit to be lowered inasmuch as the incoming speech data is used to slowly charge the data previously inputted to the values of the incoming data. The speech synthesis circuit includes an input circuit for receiving the target values of the speech data and a memory for stored interpolated values of the speech data. The interpolator includes a circuit coupled to the input circuit and the memory which calculates the difference between the target values and the stored values. Another circuit is used to add a portion of the difference to the values stored in the memory; the particular portion of the difference is equal to 1/2N where N=0, 1, 2 . . . Further, the interpolator is arranged to inhibit the normal interpolation upon certain conditions, such as changes from voiced speech to unvoiced speech, and visa versa.

REFERENCES:
patent: 3974334 (1976-08-01), Cockerell
patent: 3982070 (1976-09-01), Flanagan
patent: 4076958 (1978-02-01), Fulghum

Affiliated with

Also associated with

Rating

Parameter interpolator for speech synthesis circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parameter interpolator for speech synthesis circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parameter interpolator for speech synthesis circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-655987