Time-shared sample and hold circuit

Details Time-shared sample and hold circuit Time-shared sample and hold circuit

1977-03-04

1979-01-16

Griffin, Robert L.

Facsimile and static presentation processing

Facsimile

Specific signal processing circuitry

358 10, 358 27, 358168, H04N 702, H04N 962

Patent

active

041352092

ABSTRACT:
Circuitry implementing at least two amplitude level detectors and a method for monitoring their ability to track rapid changes in signal level is shown. The monitoring circuit uses a delay network to provide an indication that the detectors have not been driven into conduction during a specific interval of time. If this operation persists, a resetting circuit discharges the detector output filter network, thereby allowing the detectors to re-establish an output indicative of the present input signal level. A commutating circuit is shown which allows a single delay network to be used in conjunction with at least two level detectors.

REFERENCES:
patent: 3659044 (1972-04-01), Olson
patent: 3792195 (1974-02-01), Wilson et al.
patent: 3920891 (1975-11-01), Rhee

Affiliated with

Also associated with

Rating

Time-shared sample and hold circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Time-shared sample and hold circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Time-shared sample and hold circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-654441