Command processor for a three-dimensional graphics accelerator w

Details Command processor for a three-dimensional graphics accelerator w Command processor for a three-dimensional graphics accelerator w

1996-07-01

1998-04-14

Tung, Kee M.

Image analysis

Histogram processing

For setting a threshold

395522, 382232, G06F 1516, G06F 1500, G06K 974

Patent

active

057404097

ABSTRACT:
A 3-D graphics accelerator which includes a command block with geometry data decompression capabilities and thus includes improved performance over prior art designs. The 3-D graphics accelerator couples to a system bus in the computer system and receives compressed geometry data from the system memory. The 3-D graphics accelerator includes a command block or preprocessor, a plurality of floating point processors or blocks, and one or more draw processors or blocks. The command processor includes a first data path which transmits non-compressed geometry data, and a second data path which receives the compressed geometry data and decompresses the compressed geometry data. In the preferred embodiment, the command processor includes one or more input buffers, a geometry decompression unit, and multiplexer logic. The input buffers couple to the system bus for receiving geometry input data. The geometry input data includes compressed geometry input data and non-compressed geometry input data. The geometry decompression unit couples to an output of the input buffers and receives and decompresses the compressed geometry input data. The multiplexer receives the non-compressed output from the input buffers and receives the decompressed output from the geometry decompression unit. The multiplexer includes an output which selectively provides either the non-compressed geometry data or the decorepressed geometry input to other logic in the system.

REFERENCES:
patent: 5208872 (1993-05-01), Fisher
patent: 5276898 (1994-01-01), Kiel et al.
patent: 5392393 (1995-02-01), Deering
patent: 5408605 (1995-04-01), Deering
patent: 5440682 (1995-08-01), Deering
patent: 5517611 (1996-05-01), Deering
patent: 5585944 (1996-12-01), Rodriguez
Deering, et al., "FBRAM: A New Form of Memory Optimized for 3D Graphics," Computer Graphics Proceedings, Annual Conference Series, 1994, pp. 167-174.
Deering, Michael, "Geometry Compression," Computer Graphics Proceedings, Annual Conference Series, 1995, pp. 13-20.
Deering, et al., "Leo: A System for Cost Effective 3D Shaded Graphics," Computer Graphics Proceedings, Annual Conference Series, 1993, pp. 101-108 .

Affiliated with

Also associated with

Rating

Command processor for a three-dimensional graphics accelerator w does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Command processor for a three-dimensional graphics accelerator w, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Command processor for a three-dimensional graphics accelerator w will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-646970