Program order sequencing of data in a microprocessor with write

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395250, 395872, 395449, G06F 1208

Patent

active

057403988

ABSTRACT:
A superscalar superpipelined microprocessor having a write buffer located between the core and cache is disclosed. The write buffer is controlled to store the results of write operations to memory until such time as the cache becomes available, such as when no high-priority reads are to be performed. The write buffer includes multiple entries that are split into two circular buffer sections for facilitating the interaction with the two pipelines of the core; cross-dependency tables are provided for each write buffer entry to ensure that the data is written from the write buffer to memory in program order, considering the possibility of prior data present in the opposite section. Non-cacheable reads from memory are also ordered in program order with the writing of data from the write buffer. Features for handling speculative execution, detecting and handling data dependencies and exceptions, and performing special write functions (misaligned writes and gathered writes) are also disclosed.

REFERENCES:
patent: 3916388 (1975-10-01), Shimp et al.
patent: 4131940 (1978-12-01), Moyer
patent: 4251864 (1981-02-01), Kindell et al.
patent: 4408275 (1983-10-01), Kubo et al.
patent: 4456955 (1984-06-01), Yanagita et al.
patent: 4580214 (1986-04-01), Kubo et al.
patent: 4594679 (1986-06-01), George et al.
patent: 4814976 (1989-03-01), Hansen et al.
patent: 4959771 (1990-09-01), Ardini, Jr. et al.
patent: 4961162 (1990-10-01), Nguyenphu et al.
patent: 4985825 (1991-01-01), Webb, Jr. et al.
patent: 4992938 (1991-02-01), Cocke et al.
patent: 4992977 (1991-02-01), Matoba et al.
patent: 5019965 (1991-05-01), Webb, Jr. et al.
patent: 5023776 (1991-06-01), Gregor
patent: 5073855 (1991-12-01), Staplin et al.
patent: 5075840 (1991-12-01), Grohoski et al.
patent: 5123097 (1992-06-01), Joyce et al.
patent: 5125083 (1992-06-01), Fite et al.
patent: 5125092 (1992-06-01), Prener
patent: 5142631 (1992-08-01), Murray et al.
patent: 5163132 (1992-11-01), DuLac et al.
patent: 5168561 (1992-12-01), Vo
patent: 5168571 (1992-12-01), Hoover et al.
patent: 5201041 (1993-04-01), Bohner et al.
patent: 5202972 (1993-04-01), Gusefski et al.
patent: 5222223 (1993-06-01), Webb et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226169 (1993-07-01), Gregor
patent: 5261074 (1993-11-01), Solomon et al.
patent: 5283890 (1994-02-01), Petolino, Jr. et al.
patent: 5285321 (1994-02-01), Hetherington et al.
patent: 5291586 (1994-03-01), Jen et al.
patent: 5313613 (1994-05-01), Gregor
patent: 5343435 (1994-08-01), Bourekas et al.
patent: 5379396 (1995-01-01), Gochman et al.
patent: 5454073 (1995-09-01), Sites et al.
Computer Architecture News, "A VLSI superscalar processor architecture for numerical applications", vol. 19, No. 3, May 1991, New York, US, pp. 160-168.
Electronic Design, "Processor, chip set take computing to new heights", vol. 41, No. 7, Apr. 1, 1993, Hasbrouck Heights, New Jersey, US, pp. 92-100.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Program order sequencing of data in a microprocessor with write does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Program order sequencing of data in a microprocessor with write , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Program order sequencing of data in a microprocessor with write will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-646607

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.