Memory array addressing system for computer systems with multipl

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364243, 364245, 36424531, 3642469, 364964, 3649705, 36523003, G06F 1300

Patent

active

050124080

ABSTRACT:
A computer system has a set of memory module slots, each of which may receive a memory module or may be left empty. The memory slots are arranged to accept at least two different types of memory modules having different amounts of memory storage. Each type of memory module generates a module type signal which denotes the type of the module and thus the amount of memory storage in the module. Whenever the system is powered on or reset, the system's memory initialization software analyzes the module type signals generated by the memory modules which are installed in memory slots. Each memory module is assigned a physical address range based solely on the size of the memory module and the slot in which it is located, regardless of what other memory modules are being used. The computer system thereby determines which portions of the computer's address space will be used for primary memory. The computer system is a multitasking computer system which has a virtual memory management system. Once the addresses occupied by memory modules have been identified, the primary memory is divided into a set of pages. The usage of these pages are governed by the computer system's virtual memory management system, which guarantees that all memory references to primary memory will reference only addresses in the aforementioned set of pages.

REFERENCES:
patent: 3872452 (1975-03-01), Stoops
patent: 4266285 (1981-05-01), Panepinto, Jr.
patent: 4281392 (1981-07-01), Grants et al.
patent: 4303993 (1981-12-01), Panepinto, Jr. et al.
patent: 4354258 (1982-10-01), Sato
patent: 4400794 (1983-08-01), Koos
patent: 4566082 (1986-01-01), Anderson
patent: 4675808 (1987-06-01), Grinn et al.
patent: 4760522 (1988-07-01), Weatherford et al.
patent: 4768148 (1988-08-01), Keeley et al.
patent: 4785395 (1988-11-01), Keeley
patent: 4787060 (1988-11-01), Boudreau et al.
patent: 4809234 (1989-02-01), Kuwashiro
patent: 4813014 (1989-03-01), DeBell
patent: 4833601 (1989-05-01), Barlow et al.
patent: 4860252 (1989-08-01), Sykora
patent: 4943966 (1990-07-01), Giunta et al.
patent: 4951248 (1990-08-01), Lynch

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Memory array addressing system for computer systems with multipl does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory array addressing system for computer systems with multipl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory array addressing system for computer systems with multipl will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-645804

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.