Data processor having 2n bits width data bus for context switchi

Details Data processor having 2n bits width data bus for context switchi Data processor having 2n bits width data bus for context switchi

1995-10-26

1997-07-29

Lee, Thomas C.

395308, 395886, G06F 900, G06F 930, G06F 1300, G06F 1340

Patent

active

056529007

ABSTRACT:
A data processor being provided with a data register having a double width of the width of a general purpose register for inputting/outputting data with respect to the operand access unit, and a data transfer path which is composed of a plurality of buses between the register file and the data register and which simultaneously transfers two data, in which, in the case where an LDCTX instruction which is the instruction for loading data to more than two register is executed, a combined data of two data each of which is to be loaded in different register is transferred from the operand access unit to the data register, and high order 4 bytes of data and low order 4 bytes of in the data register are simultaneously transfers to two register through two data transfer paths, respectively, and in the case where an STCTX instruction which is the instruction for storing data from more than two register is executed, contents of the two registers are simultaneously transferred to a high order 4 bytes and a low order 4 bytes of the data register, respectively, and two data are combined into one data in the data register, thereafter the combined data is transferred to the operand access unit in one memory accessing.

REFERENCES:
patent: 3914746 (1975-10-01), Steinmetz et al.
patent: 4090237 (1978-05-01), Dimmick
patent: 4296469 (1981-10-01), Gunter et al.
patent: 4689738 (1987-08-01), van Wijk et al.
patent: 4760517 (1988-07-01), Miller et al.
patent: 4845611 (1989-07-01), Turlakov et al.
patent: 5113369 (1992-05-01), Kinoshita
patent: 5165037 (1992-11-01), Culley
patent: 5168562 (1992-12-01), Estepp et al.
patent: 5201039 (1993-04-01), Sakamura
Eggebrecht, L., "Interfacing to the IBM Personal Computer," 1990, pp. 59-62, 67-68.

Affiliated with

Also associated with

Rating

Data processor having 2n bits width data bus for context switchi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processor having 2n bits width data bus for context switchi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor having 2n bits width data bus for context switchi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-640639