Integrating multi-modal synchronous interrupt handlers for compu

Details Integrating multi-modal synchronous interrupt handlers for compu Integrating multi-modal synchronous interrupt handlers for compu

1995-12-22

1998-03-31

Sheikh, Ayaz R.

395742, G06F 946

Patent

active

057349100

ABSTRACT:
A synchronous interrupt handler for a processing system executing multiple modes of operation employs a minimum number of lines of interrupt handler code written to execute at the "zeroth" level, is combined with a virtualized interrupt vector table. An identical zeroeth level handler is inserted at each of the processor's interrupt vector entry pints. These short code sequences are the first to gain control following an interrupt. They are handwritten in the platform's native instruction set to be mode-independent. For example, if the platform's processor does not alter the "endianness" of the machine state following an interrupt, the "zeroeth level" code must be written for endian neutrality; likewise, for 32/64-bit mode, etc. For each mode of operation, there is created a Virtualized Vector Table to represent the proper interrupt handlers for each physical interrupt level. Each task data structure, implicitly reflecting its unique mode of operation, contains a pointer to its virtualized vector table. The zeroeth-level handlers then extract the virtualized vector table reference for their own interrupt level and indirectly pass control to the preloaded table value.

REFERENCES:
patent: 4779187 (1988-10-01), Letwin
patent: 4812967 (1989-03-01), Hirosawa et al.
patent: 4993017 (1991-02-01), Bachinger et al.
patent: 5155853 (1992-10-01), Mitsuhira et al.
patent: 5193195 (1993-03-01), Miyazaki
patent: 5274826 (1993-12-01), Kardach et al.
patent: 5291614 (1994-03-01), Baker et al.
patent: 5303378 (1994-04-01), Cohen
patent: 5339437 (1994-08-01), Yuen
patent: 5369767 (1994-11-01), Dinwiddie, Jr. et al.
patent: 5369770 (1994-11-01), Thomason et al.
patent: 5371879 (1994-12-01), Schiffleger
patent: 5487146 (1996-01-01), Guttag et al.
patent: 5511217 (1996-04-01), Nakajima et al.
IBM Technical Disclosure Bulletin, vol. 34, No. 10B, Mar. 1992, "Interrupt-Driven Task Scheduler for Imbedded Control Systems".
IBM Technical Disclosure Bulletin, vol. 35, No. 4B, Sep. 1992, "High Speed External Interrupt Handler for Real Time System".

Affiliated with

Also associated with

Rating

Integrating multi-modal synchronous interrupt handlers for compu does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrating multi-modal synchronous interrupt handlers for compu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrating multi-modal synchronous interrupt handlers for compu will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-63846