Integrated chip multilayer decoupling capacitors

Details Integrated chip multilayer decoupling capacitors Integrated chip multilayer decoupling capacitors

1995-10-06

1998-04-14

Whitehead, Carl W.

Active solid-state devices (e.g., transistors, solid-state diode

Integrated circuit structure with electrically isolated...

Passive components in ics

257306, H01L 2900

Patent

active

057395764

ABSTRACT:
A multilayer decoupling capacitor structure is disclosed, having a first decoupling capacitor with one electrode formed in a conductively doped silicon substrate and a second electrode made of conductively doped polysilicon. A third bifurcated conductive layer disposed above the second electrode in conjunction with a fourth conductive layer above the third layer form a second and third decoupling capacitor. The first decoupling capacitor serves to decouple circuitry associated with dynamic random access memory cells, while the second and third decoupling capacitors provide decoupling for further circuitry.

REFERENCES:
patent: 4914546 (1990-04-01), Alter
patent: 5005072 (1991-04-01), Gonzalez
patent: 5032892 (1991-07-01), Chern et al.
patent: 5066999 (1991-11-01), Casper
patent: 5103275 (1992-04-01), Miura et al.
patent: 5124765 (1992-06-01), Kim et al.
patent: 5149668 (1992-09-01), Rhodes et al.
patent: 5151760 (1992-09-01), Gill et al.
patent: 5194753 (1993-03-01), Rhodes et al.
patent: 5266821 (1993-11-01), Chern et al.
patent: 5304506 (1994-04-01), Porter

Affiliated with

Also associated with

Rating

Integrated chip multilayer decoupling capacitors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated chip multilayer decoupling capacitors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated chip multilayer decoupling capacitors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-637812