Concurrent fault simulation of circuits with both logic elements

Details Concurrent fault simulation of circuits with both logic elements Concurrent fault simulation of circuits with both logic elements

1994-12-19

1996-04-30

Kim, Ken S.

Boots, shoes, and leggings

364488, 364490, 371 24, 371 251, G06F 11277

Patent

active

055133398

ABSTRACT:
Test vectors for a circuit containing both logic gates and memory blocks are evaluated by applying candidate test vectors to good and faulty versions of the circuit in a computer simulation. The functions of the gates and interconnections in the circuit are stored in memory and the operation of the good and faulty circuits is simulated concurrently. During the simulation, a memory record is created for storing the state of a circuit element in a faulty circuit if the fault is visible at the element. Such records are removed when no longer needed, which speeds up the simulation. A multiprocessor in a pipeline configuration is disclosed for performing the simulation. A first branch in the pipeline simulates the logic gates in the circuit; a second branch simulates the memory blocks.

REFERENCES:
patent: 4769817 (1988-09-01), Krohn et al.
patent: 5093920 (1992-03-01), Agrawal et al.
patent: 5184308 (1993-02-01), Nagai et al.
M. Abramovici, et al., "Concurrent Fault Simulation Functional Level Modeling," in Design Automation Conference, 1977.
P. Agrawal, et al., "Fault Simulation in a Pipelined Multiprocessor System," in IEEE Inter'l. Test Conf., 1989.
P. Agrawal, et al., "MARS: A Multiprocessor-based programmable accelerator," IEEE Design and Test of Computers, Oct., 1987.
P. Agrawal, et al., "Modeling and Sumulation of Functional Memory Blocks in the MARS Accelerator," in CAD Accelerators, pp. 73-83, Elesvier Science Publishers B.V. (North Holland), 1991, Int'l. Workshop on Hardware Accelerators, Oxford, England, Sep. 20-21, 1989.
W. C. Athas, et al., "Multicomputers: Message-Passing Concurrent Computers," in IEEE Computer, pp. 9-24, Aug. 1988.
L. P. Henckels, et al., "Functional Level, Concurrent Fault Simulation," IEEE Test Conf., 1980.
C. Y. Lo, et al., "Algorithms for an Advanced Fault Simulation System in MOTIS," IEEE Transactions on Computer Aided Design, Mar. 1987,
P. R. Menon, et al., "Deductive Fault Simulation with Functional Blocks," IEEE Transactions on Computers, Aug. 1978.
E. G. Ulrich, et al., "Concurrent Simulation of Nearly Identical Digital Networks," Computer, pp. 39-44, Apr. 1974.
S. Bose, et al., "Concurrent Fault Simulation of Logic Gates and Memory Blocks on Message Passing Multicomputers," 29th ACM/IEEE Design Automation Conf., 1992.

Affiliated with

Also associated with

Rating

Concurrent fault simulation of circuits with both logic elements does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Concurrent fault simulation of circuits with both logic elements, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Concurrent fault simulation of circuits with both logic elements will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-636678