Method and apparatus for improvement of interconnection capacita

Details Method and apparatus for improvement of interconnection capacita Method and apparatus for improvement of interconnection capacita

1993-07-30

1996-04-30

Dang, Trung

Fishing, trapping, and vermin destroying

437 51, 437 63, 437 26, 437 31, H01L 2176

Patent

active

055125085

ABSTRACT:
A method and apparatus for reducing interconnection capacitance. A lightly doped buried layer is provided in or on a substrate below a field oxide region. The capacitance of an interconnect on the field oxide is significantly reduced by the lightly doped buried layer. When using a p-type substrate, the lightly doped buried layer may, for example, be a lightly doped (10.sup.13 /cm.sup.3) n-type region. Junction capacitance of, for example, a bipolar transistor is also reduced.

REFERENCES:
patent: 3978509 (1976-08-01), Govin et al.
patent: 4122401 (1978-10-01), Saver
patent: 4319932 (1982-03-01), Jambotkar
patent: 4442591 (1984-04-01), Haken
patent: 4507847 (1985-04-01), Sullivan
patent: 4520448 (1985-05-01), Tremintin
patent: 4523370 (1985-06-01), Sullivan et al.
patent: 4535531 (1985-08-01), Bhatia et al.
patent: 4609568 (1986-09-01), Koh et al.
patent: 4661832 (1987-04-01), Lechaton et al.
patent: 4754313 (1988-06-01), Takemae et al.
patent: 4764480 (1988-08-01), Vora
patent: 4816423 (1989-03-01), Havemann
patent: 4860085 (1989-08-01), Feygenson
patent: 5014107 (1991-05-01), Vora
patent: 5107320 (1992-04-01), Iranmanesh
patent: 5166094 (1992-11-01), Kapoor
Muller et al., "Device Electronics for Integrated Circuits," Chapter 8, pp. 378-421, John Wiley & Sons, Inc., 1986.
Lee et al., "A Selective CVD Tungsten Local Interconnect Technology," IEDM (1988) pp. 450-453.
Sakurai et al., "Simple Formulas for Two-- and Three-Dimensional Capacitance," IEEE Trans. on Elec. Dev (1983) ED-30:183-185.
Sze, VLSI Technology, International Student Edition, 1983, pp. 482-485, McGraw Hill, Singapore.
U.S. Ser. No. 07/079,626, filed Jul. 29, 1987 for "Process For Fabricating Complementary Contactless Vertical Bipolar Transistors".

Affiliated with

Also associated with

Rating

Method and apparatus for improvement of interconnection capacita does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for improvement of interconnection capacita, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for improvement of interconnection capacita will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-628398