Excavating
Patent
1980-10-09
1982-11-02
Malzahn, David H.
Excavating
324 73R, G01R 3128, G06F 1100
Patent
active
043577032
ABSTRACT:
A test system performs dynamic testing of complex logic modules at full system clock rates and is resident on each LSI chip under test. The system logic is designed to be included on each LSI chip to reduce the time and computation required to detect and isolate faults in systems built from one or more chips. The on chip system includes switchable transmission gates to alter logic paths, a control shift register in the test function, an input shift register, an associated test generator and accumulator, an output shift register and an associated generator and accumulator. This logic provides test operands for the logic function under test and analyzes the resultant operands. Test operands are produced using a shift register connected to all inputs of the logic function under test. Checksum logic together with a shift register produce a running checksum of all output states of the module under test at the operative clock rate of the LSI.
REFERENCES:
patent: 3614608 (1971-10-01), Giedd et al.
patent: 3723868 (1973-03-01), Foster
patent: 3777129 (1973-12-01), Mehia
patent: 3927371 (1975-12-01), Pomeranz et al.
patent: 4176258 (1979-11-01), Jackson
patent: 4244048 (1981-01-01), Tsui
Eichelberger et al., "A Logic Design Structure for LSI Testability", J. of Design Automation & Fault Tolerant Computing, vol. 2, No. 2, May 1978, pp. 165-178.
Control Data Corporation
Malzahn David H.
McGinnis, Jr. William J.
LandOfFree
Test system for LSI circuits resident on LSI chips does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Test system for LSI circuits resident on LSI chips, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test system for LSI circuits resident on LSI chips will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-627732