Video noise reduction circuit

Details Video noise reduction circuit Video noise reduction circuit

1989-02-06

1990-05-15

Chin, Tommy P.

Facsimile and static presentation processing

Facsimile

Specific signal processing circuitry

358 36, H04N 521

Patent

active

049262610

ABSTRACT:
A noise reduction circuit comprises a high pass filter for extracting a signal component containing noise from an input signal, a variable level limiter for limiting the level of the signal component extracted by the filter to produce a noise suppressing signal, and a level adjustor for adjusting the level of the noise suppressing signal. A level detector detects the level of the input signal, and a control signal generator generates first and second control signals based on the detected output of the level detector, supplies the first control signal to the level limiter so as to control the limit level thereof, and supplies the second control signal to the level adjustor so as to control the gain thereof. In a signal subtracter, the noise suppressing signal from the level adjustor is added with reversed polarity to the input signal to suppress the noise contained in the input signal and thereby produce a low-noise output signal.

REFERENCES:
patent: 3597638 (1971-08-01), Jensen
patent: 4361881 (1982-11-01), Clemens
patent: 4768094 (1988-08-01), Ichinoi
patent: 4825289 (1989-04-01), Ohta
patent: 4833537 (1989-05-01), Takeuchi et al.

Affiliated with

Also associated with

Rating

Video noise reduction circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Video noise reduction circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Video noise reduction circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-625610