Method and a device for detecting execution efficiency of a CPU

Details Method and a device for detecting execution efficiency of a CPU Method and a device for detecting execution efficiency of a CPU

1995-07-05

1998-05-05

Voeltz, Emanuel T.

Boots, shoes, and leggings

364550, 364707, 39518401, 39518313, 39518319, G01B 700

Patent

active

057484988

ABSTRACT:
A method and a device for detecting execution efficiency of a CPU in computer system. The device includes an integrating circuit, an A/D converter, a microprocessor and a display, wherein the integrating circuit takes signals of M/IO# of the computer system bus and integrates the same. The A/D converter converts the signals into digital signals and the microprocessor receives the digital signals to calculate the execution efficiency of the CPU.

REFERENCES:
patent: 3577185 (1971-05-01), Belady
patent: 5161116 (1992-11-01), Schneider et al.
patent: 5179693 (1993-01-01), Kitamura et al.
patent: 5450349 (1995-09-01), Brown, III et al.
patent: 5463775 (1995-10-01), DeWitt et al.
patent: 5475654 (1995-12-01), Furmura et al.
patent: 5537541 (1996-07-01), Wibecan

Affiliated with

Also associated with

Rating

Method and a device for detecting execution efficiency of a CPU does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and a device for detecting execution efficiency of a CPU , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and a device for detecting execution efficiency of a CPU will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-62004