Synchronization system for a closed-loop multiplex communication

Details Synchronization system for a closed-loop multiplex communication Synchronization system for a closed-loop multiplex communication

1983-12-20

1985-09-03

Olms, Douglas W.

Multiplex communications

Wide area network

Packet switching

370100, 370108, H04J 300, H04J 306

Patent

active

045396787

ABSTRACT:
The contents of input time-division channels on a closed-loop link (10LO, 10HI) are stored in a memory (173) at the address supplied by an input address counter (IAC) controlled by an incoming timing signal (2MCR). The memory is read out under control of an output address counter (OAC) controlled by an outgoing timing signal (2MCT). Each time interval is divided into one read period and two write periods. Means (186) are provided to select one of the two write periods dependent on the phase relationship between the incoming and outgoing timing signals. The units connected in series by means of the closed-loop link receive a timing signal circulating on a timing loop (15) that is closed by a master timing device (13). Slave timing devices (18) inserted in the timing loop regenerate the timing signals circulating thereon and check same.

REFERENCES:
patent: 3681759 (1972-08-01), Hill
patent: 4306304 (1981-12-01), Baxter et al.
patent: 4429386 (1984-01-01), Graden

Affiliated with

Also associated with

Rating

Synchronization system for a closed-loop multiplex communication does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronization system for a closed-loop multiplex communication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronization system for a closed-loop multiplex communication will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-617484