Patent
1992-04-30
1997-07-01
Lall, Parshotam S.
395412, 395800, G06F 930
Patent
active
056447469
ABSTRACT:
A data processing apparatus, having a visible register map for associating physical registers with logical registers. Instructions involving register-to-register transfers are executed by altering the association between the physical registers and the logical registers, without actually transferring data between the registers, so as to avoid logically redundant operations and to take such instructions out of the critical path of execution.
REFERENCES:
patent: 4521871 (1985-06-01), Galdun et al.
patent: 4736288 (1988-04-01), Shintani et al.
patent: 4752873 (1988-06-01), Shonai et al.
patent: 4760519 (1988-07-01), Papworth et al.
patent: 5193167 (1993-03-01), Sites et al.
patent: 5197132 (1993-03-01), Steely et al.
Upper and Lower Bounds for One-Write Multivalued Regular Register by Chaudhuri et al, IEEE 1991 Publication (pp. 134-141).
Implementation of the PIPE processor, by Matthew K Farrens et al, Jan. 1991 Publication (pp.-65-70).
Bullions, "Resolving Store-Load Links in an Instruction Unit", IBM Technical Disclosure Bulletin, vol. 14, No. 3, Aug. 1971, pp. 868-869.
"High-Performance Register-to-Register Transfer Instructions," IBM Techncial Disclosure Bulletin, vol. 32, No. 11, Apr. 1990, pp. 368-369.
Eaton John Richard
Holt Nicholas Peter
International Computers Limited
Lall Parshotam S.
Maung Zarni
LandOfFree
Data processing apparatus with improved mechanism for executing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processing apparatus with improved mechanism for executing , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing apparatus with improved mechanism for executing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-605874