Predecode instruction compounding

Details Predecode instruction compounding Predecode instruction compounding

1994-08-08

1995-10-17

Harrell, Robert B.

Boots, shoes, and leggings

364DIG1, 364DIG2, 364230, 3642303, 3642319, 3642624, 364263, G06F 940

Patent

active

054598443

ABSTRACT:
A digital computer system capable of processing two or more computer instructions in parallel and having a main memory unit for storing information blocks including the computer instructions includes an instruction compounding unit for analyzing the instructions and adding to each instruction a tag field which indicates whether or not that instruction may be processed in parallel with another neighboring instruction. Tagged instructions are stored in the main memory. The computer system further includes a plurality of functional instruction processing units which operate in parallel with one another. The instructions supplied to the functional units are obtained from the memory by way of a cache storage unit. At instruction issue time, the tag fields of the instructions are examined and those tagged for parallel processing are sent to different ones of the functional units in accordance with the codings of their operation code fields.

REFERENCES:
patent: 3401376 (1968-09-01), Barnes et al.
patent: 4025771 (1977-05-01), Lynch, Jr. et al.
patent: 4295193 (1981-10-01), Pomerene
patent: 4439828 (1984-03-01), Martin
patent: 4594655 (1986-06-01), Hao et al.
patent: 4847755 (1989-07-01), Morrison et al.
patent: 5021945 (1991-06-01), Morrison et al.
Acosta, R. D., et al., "An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors", IEEE Transactions on Computers, Fall, C-35 No. 9, Sep. 1986, pp. 815-828.
Capozzi, A. J., et al., "Non-Sequential High-Performance Processing" IBM Technical Disclosure Bulletin, vol. 27, No. 5, Oct. 1984, pp. 2842-2844.
Chan, S. et al., "Building Parallelism into the Instruction Pipeline", High Performance Systems, Dec., 1989, pp. 53-60.
Anderson, V. W., et al., the IBM System/360 Model 91: "Machine Philosophy and Instruction Handling", computer structures: Principles and Examples (Siewiorek, et al.,) ed (McGraw-Hill, 1982,) pp. 276-292.
Murakami, K., et al., "SIMP (Single Instruction Stream/Multiple Instruction Pipelining): A Novel High-Speed Single Processor Architecture", Proceedings of the Sixteenth Annual Symposium on Computer Architecture, 1989, pp. 78-85.
Tamasulo, R. M. , "An Efficient Algorithm for Exploiting Multiple Arithmetic Units", Computer Structures, Principles and Examples (Siewiorek, et al. ed), McGraw-Hill, 1982, pp. 293-302.
Smith, J. E., "Dynamic Instructions Scheduling and the Astronautics ZS-1", IEEE Computer, Jul, 1989, pp. 21-35.
Smith, M. D. et al., "Limits on Multiple Instruction Issue", ASPLOS III, 1989, pp. 290-302.

Affiliated with

Also associated with

Rating

Predecode instruction compounding does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Predecode instruction compounding, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Predecode instruction compounding will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-605049