Boots – shoes – and leggings
Patent
1990-05-21
1994-10-04
Lee, Thomas C.
Boots, shoes, and leggings
364230, 3642624, 3642629, 364263, 3642631, 3642418, 364DIG1, G06F 930
Patent
active
053534182
ABSTRACT:
A multithreaded parallel data processing system has at least one processing element for processing multiple threads of computation. Threads are described by thread descriptors which are stored while waiting to be processed in a thread descriptor storage. Thread descriptors are comprised of an instruction pointer and a frame pointer. The instruction pointer points to the next instruction to be executed, and the frame pointer points to a frame of memory locations that the next instruction will operate on. Included within the instruction on set of the at least one processing element is a load instruction that loads global data into local processing element memory that is performed to two phases: a request phase and a response phase. Also included are instructions to fork a thread into two threads and to join two threads into a single thread.
REFERENCES:
patent: 4229790 (1980-10-01), Gilliland et al.
patent: 4481573 (1984-11-01), Fukunaga et al.
patent: 4819155 (1989-04-01), Wulf et al.
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4943908 (1990-07-01), Emma et al.
patent: 5050068 (1991-09-01), Dollas et al.
patent: 5050070 (1991-09-01), Chastain et al.
patent: 5226131 (1993-07-01), Graff et al.
patent: 5241635 (1993-08-01), Papadopoulos et al.
J. S. Kowalik, Parallel MIMD Computation: The HEP Supercomputer and its Applications, MIT Press, pp. 4-9, 1985.
Robert A. Iannucci, Toward A Dataflow/Von Neumann Hybrid Architecture, Conference Proceedings of 15th Annual International Symposium on Computer Architecture, May 30-Jun. 2, 1988, Honolulu, Hawaii, IEEE, pp. 131-140.
Richard Buehrer et al., Incorporating Data Flow Ideas into von Neumann Processors for Parallel Execution, IEEE Transactions on Computers, vol. C-36, No. 12, Dec. 1987, IEEE pp. 1515-1522.
Bruno R. Preiss et al., Semi-Statis Dataflow, Proceedings of the 1988 International Conference on parallel Processing, Aug. 15-19, 1988, vol. II software, Pennsylvania State University Press, pp. 127-134.
Rishiyur S. Nikhil et al., Can dataflow subsume von Neumann computing?, Computer Architecture Conference Proceedings, vol. 17, No. 3, Jun. 1989, Washington, pp. 262-272.
R. H. Halstead, Jr. et al., M.A.S.A.: A Multithreaded Processor Architecture for Parallel Symbolic Computing, Conference Proceedings of the 15th Annual International Symposium on Computer Architecture, May 30-Jun. 2, 1988, Honolulu, Hawaii, IEEE, pp. 443-451.
Harrity Paul
Lee Thomas C.
Massachusetts Institute of Technology
LandOfFree
System storing thread descriptor identifying one of plural threa does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System storing thread descriptor identifying one of plural threa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System storing thread descriptor identifying one of plural threa will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-589131