Self-aligned metal process for integrated injection logic integr

Details Self-aligned metal process for integrated injection logic integr Self-aligned metal process for integrated injection logic integr

1980-07-08

1982-04-06

Rutledge, L. Dewayne

Metal working

Method of mechanical manufacture

Assembling or joining

29577R, 29580, 29591, 148174, 148187, 148188, 156628, 156643, 156653, 156657, 357 54, 357 59, 357 92, H01L 21223, H01L 21302

Patent

active

043228836

ABSTRACT:
A self-aligned metal process is described which achieves self-aligned metal to silicon contacts and sub-micron contact-to-contact and metal-to-metal spacing in the Integrated Injection Logic (I.sup.2 L) technology. The method involves providing a silicon body and then forming a first insulating layer on a major surface of the silicon body. The first insulating layer is removed in areas designated to contain integrated injection logic devices. A layer of highly doped polycrystalline silicon is formed thereover. The conductivity of the polycrystalline silicon is opposite to that of the silicon body. Openings are made in the polycrystalline silicon layer by reactive ion etching which results in the structure having substantially horizontal surfaces and substantially vertical surfaces. The openings are formed in areas designated to be the base of the lateral injector transistor of the integrated circuit. A second insulating layer is then formed on both the substantially horizontal surfaces and substantially vertical surfaces. Reactive ion etching of this second insulating layer substantially removes the horizontal layers and provides a narrow dimensioned dielectric pattern of regions on the major surface of the silicon body. The method continues using similar procedures to form the remaining elements of the I.sup.2 L device structure.

REFERENCES:
patent: 3643235 (1972-02-01), Berger et al.
patent: 3750268 (1973-08-01), Wang
patent: 3823353 (1974-07-01), Berger et al.
patent: 3922565 (1975-11-01), Berger et al.
patent: 3984822 (1976-10-01), Simko et al.
patent: 4083098 (1978-04-01), Nicholas
patent: 4103415 (1978-08-01), Hayes
patent: 4190466 (1980-02-01), Bhattacharyya et al.
patent: 4209349 (1980-06-01), Ho et al.
patent: 4234362 (1980-11-01), Riseman
patent: 4236294 (1980-12-01), Anantha et al.
patent: 4256514 (1981-03-01), Pogge
Yeh, T. H., "Self-Aligned Integrated . . . Structures" I.B.M. Tech. Discl. Bull., Vol. 22, No. 9, Feb. 1980, pp. 4047-4051.
Critchlow, D. L., "Highspeed MOSFET Circuits . . . Lithography", Computer, vol. 9, No. 2, Feb. 1976, pp. 31-37.
Pogge, H. B., "Narrow Line Widths Masking Method", I.B.M. Tech. Discl. Bull., vol. 19, No. 6, Nov. 1976, pp. 2057-2058.
Abbas et al., "Extending the Minimal Dimensions . . . Processing", I.B.M. Tech. Discl. Bull., vol. 20, No. 4, Sep. 1977, pp. 1376-1378.
Jackson et al., "Novel Submicron Fabrication Techique", Semiconductor International, Mar. 1980, pp. 77-83.

Affiliated with

Also associated with

Rating

Self-aligned metal process for integrated injection logic integr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-aligned metal process for integrated injection logic integr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-aligned metal process for integrated injection logic integr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-587656