Method and apparatus for avoiding processor deadly embrace in a

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395800, 3642418, 36424291, 3642524, 36492796, 36492797, G06F 1314

Patent

active

052838706

ABSTRACT:
A multiprocessor system includes a number of system processors which tightly couple to a system bus to share a main or system memory and a number of on-board memory processors which also are tightly coupled to the system bus. Each processor has a high performance microprocessor which tightly couples to an on-board or local memory through the microprocessor's local bus. System memory is accessible using a memory lock protocol while the local memory is accessible through a bus lock protocol. Each on-board memory processor includes a lock mechanism which enables the processing of memory lock commands directed to its local memory received via the system bus from any other processor and for issuing memory lock commands to system memory.

REFERENCES:
patent: 4669056 (1987-05-01), Waldecker et al.
patent: 4928224 (1990-05-01), Zulian
patent: 4958273 (1990-09-01), Anderson et al.
patent: 4975833 (1990-12-01), Jinzaki
patent: 5050072 (1991-09-01), Earnshaw et al.
patent: 5146607 (1992-09-01), Sood et al.
patent: 5163143 (1992-11-01), Culley et al.
patent: 5163144 (1992-11-01), Ikeno
patent: 5175829 (1992-12-01), Stumpf et al.
patent: 5182808 (1993-01-01), Bagnoli et al.
patent: 5193162 (1993-03-01), Bordsen et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for avoiding processor deadly embrace in a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for avoiding processor deadly embrace in a , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for avoiding processor deadly embrace in a will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-585489

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.