Boots – shoes – and leggings
Patent
1992-02-28
1994-03-01
Dixon, Joseph L.
Boots, shoes, and leggings
364DIG1, 3642281, 3642283, 3642289, 3642288, 3642291, 3642292, 3642468, G06F 1214
Patent
active
052915816
ABSTRACT:
In a multiprocessor data processing unit, a data element in the main memory unit, that has system wide significance, can have a requirement that this data element be altered in a controlled manner. Because other data processing units can have access to this data element, the alteration of the data element must be synchronized so the other data processing units are not in the process of altering the same data element simultaneously. The present invention includes an instruction that acquires access to an interlock signal in the main memory unit and initiates an interlock in the main memory unit, thereby excluding other data processing units from gaining access to the interlock signal simultaneously. The instruction causes the data element related to the interlock signal to be transferred to the data processing unit where the data element is saved, can be entered in mask apparatus and then have a quantity added thereto. The altered data element is returned to the main memory unit location and the main memory interlock signal is released, thereby completing the instruction.
REFERENCES:
patent: 3528061 (1970-09-01), Zurcher, Jr.
patent: 4000485 (1976-12-01), Barlow et al.
patent: 4065809 (1977-12-01), Matsumoto
patent: 4214304 (1980-07-01), Shimizu et al.
patent: 4247894 (1981-01-01), Beismann et al.
patent: 4453214 (1984-06-01), Adcock
patent: 4472790 (1984-09-01), Burk et al.
patent: 4484270 (1984-11-01), Quernemoen et al.
patent: 4513367 (1985-04-01), Chan et al.
patent: 4561051 (1985-12-01), Rodman et al.
patent: 4574350 (1986-03-01), Starr
patent: 4587609 (1986-05-01), Boudreau et al.
patent: 4589092 (1986-05-01), Matick
patent: 4592005 (1986-05-01), Kregness
patent: 4648030 (1987-03-01), Bomba et al.
patent: 4663709 (1987-05-01), Fujiwara et al.
patent: 4698753 (1987-10-01), Hubbins et al.
patent: 4768148 (1988-08-01), Keeley et al.
Motorola, "MC 68020 32 Bit Microprocessor User's Manual," 1985, pp. 1-7, 8; 6-1, 16; 8-51, 52.
Guttag, K. et al., "Macrostore Firmware Emulation as an Alternative to Co-Processors," Wescon Technical Paper, vol. 26, Sep. 1982, pp. 1-5.
Bhandarkar Dileep
Cardoza Wayne
Cutler David N.
Orbits David A.
Witek Richard T.
Digital Equipment Corporation
Dixon Joseph L.
Nguyen Hiep T.
LandOfFree
Apparatus and method for synchronization of access to main memor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for synchronization of access to main memor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for synchronization of access to main memor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-585233