Excavating
Patent
1991-07-12
1994-03-01
Atkinson, Charles E.
Excavating
371 23, G01R 3128
Patent
active
052914950
ABSTRACT:
A method for designing a scan path to connect flip-flops in a logic circuit. Test patterns are created by the circuit designer. The circuit and test patterns are then simulated to determine potential faults in the circuit which are not detected by the patterns and not observable at any flip-flop in the circuit. The number of such faults is then reduced. For example, the test patterns can be modified and/or redundant circuit elements can be removed. A subset of flip-flops where undetectable faults are observable are then identified and connected in a scan path. Scan times can also be selected. The method may be extended to include the actual testing of the logic circuit.
REFERENCES:
patent: 3761695 (1973-09-01), Eichelberger
patent: 4000460 (1976-12-01), Kadakia et al.
patent: 4074851 (1978-02-01), Eichelberger et al.
patent: 4534028 (1965-08-01), Trischler
patent: 4698588 (1987-10-01), Hwang et al.
patent: 4754215 (1988-06-01), Kawai
patent: 4872169 (1989-10-01), Whetsel, Jr.
patent: 4894830 (1990-01-01), Kawai
patent: 4897837 (1990-01-01), Ishihara et al.
patent: 4897838 (1990-01-01), Tateishi
patent: 4929889 (1990-05-01), Seiler et al.
patent: 4937765 (1990-06-01), Shupe et al.
patent: 5202889 (1993-04-01), Aharon et al.
Cross-Check Technology Brochure, Solve ASIC Testability with Cross-Check Technology, Nov. 1988.
Atkinson Charles E.
Foote Douglas S.
NCR Corporation
LandOfFree
Method for designing a scan path for a logic circuit and testing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for designing a scan path for a logic circuit and testing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for designing a scan path for a logic circuit and testing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-584617