Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Patent
1999-02-12
2000-08-22
Quach, T. N.
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
257759, 257763, 257752, H01L 2348
Patent
active
061076864
ABSTRACT:
An interlevel dielectric structure includes first and second dielectric layers between which are located lines of a conductive material with a dielectric material in spaces between the lines of conductive material, with the lower surface of the dielectric material extending lower than the lower surface of lines of conductive material adjacent thereto, and the upper surface of the dielectric material extending higher than the upper surface of conductive material adjacent thereto, thus reducing fringe and total capacitance between the lines of conductive material. The dielectric material, which has a dielectric constant of less than about 3.6, does not extend directly above the upper surface of the lines of conductive material, allowing formation of subsequent contacts down to the lines of conductive material without exposing the dielectric material to further processing. Various methods for forming the interlevel dielectric structure are disclosed.
REFERENCES:
patent: 5399235 (1995-03-01), Mutsaers et al.
patent: 5420075 (1995-05-01), Homma et al.
patent: 5445996 (1995-08-01), Kodera et al.
patent: 5486493 (1996-01-01), Jeng
patent: 5599740 (1997-02-01), Jang et al.
patent: 5677239 (1997-10-01), Isobe
patent: 5708303 (1998-01-01), Jeng
patent: 5795829 (1998-08-01), Shen
M.K. Jain et al., "Advanced Metallization and Interconnect Systems for ULSI Applications: Homogenous and Multilayer Low-K Interlevel Dielectric Architectures for Capacitance Reduction," Conference at University of California, Berkley, California, Oct., 1996, pp. 1-3.
Tetsuya Homma, "Fluorinated SiO2 Films for Interlayer Dielectrics in Quarter-Micron ULSI Multilevel Interconnections," Mat. Res. Soc. Symp. Proc., vol. 381, pp. 239-248, 1995.
J. Wary et al., "Vacuum-Deposited Parylene AF-4 Thermally Stable, Low Dielectric Constant Polymer For Interlayer Dielectric Use," DUMIC Conference, pp. 207-213, Feb. 1996.
Iyer Ravi
Sandhu Gurtej
Srinivasan Anand
Micro)n Technology, Inc.
Quach T. N.
LandOfFree
Interlevel dielectric structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Interlevel dielectric structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Interlevel dielectric structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-584276