Metal working – Method of mechanical manufacture – Assembling or joining
Patent
1982-01-29
1985-01-01
Hearn, Brian E.
Metal working
Method of mechanical manufacture
Assembling or joining
29576W, 29578, 148 15, 148187, 148188, 427 93, 357 24, H01L 2126, H01L 2978
Patent
active
044909004
ABSTRACT:
A method for fabricating an MOS memory array is disclosed, wherein the method includes steps for constructing electrically-programmable and electrically-erasable memory cells (2, 198, 200) in combination with assorted peripheral devices (202, 204, 206) on a semiconductor substrate (8, 71). Tunneling regions (20, 78) are formed in the substrate (8, 71) and thin tunnel dielectrics (22, 84) comprised of silicon dioxide/oxynitride material are grown over the tunneling regions (20, 78) to facilitate transport of charge carriers between the tunneling regions (20, 78) and subsequently-fashioned floating gate structures (14R, 14L, 156) in the memory cells (2, 198, 200). A first layer of doped polycrystalline silicon is then deposited over the substrate and etched to define large polysilicon areas. An oxide layer is grown over the large polysilicon areas in a manner such that out-diffusion of the impurity present in the large polysilicon areas is prevented. Thereafter, a second layer of doped polycrystalline silicon is deposited over the substrate and etched together with the large polysilicon areas to define the memory cell floating gate structures (14 R, 14L, 156) as well as various memory cell program and control gates (16R, 16L, 40R, 40L, 128, 132) and peripheral device control gates (136, 138). Source and drain regions (34, 36, 58, 60, 64, 66, 168-179) for the memory cells (2, 198, 200) and the peripheral devices (202, 204, 206) are established by implanting an impurity in the semiconductor substrate (8, 71), using the memory cell program and control gates (16R, 16L, 40R, 40L, 128, 132) and the peripheral device control gates (136, 138) for alignment. Protective coverings of refill oxide (188) and VapOx (190) are formed over the substrate to complete the fabrication process.
REFERENCES:
patent: 3868187 (1975-02-01), Masuoka
patent: 3919711 (1975-11-01), Chou
patent: 3924024 (1975-12-01), Naber et al.
patent: 4011576 (1977-03-01), Uchida et al.
patent: 4016588 (1977-04-01), Ohya et al.
patent: 4019197 (1977-04-01), Lohstroh et al.
patent: 4115914 (1978-09-01), Harari
patent: 4203158 (1980-05-01), Frohman-Bentchkowsky
patent: 4282270 (1981-08-01), Nozaki et al.
patent: 4373249 (1983-02-01), Kosa et al.
Takashi Ito, et al., "Retardation of Destructive Breakdown of SiO.sub.2 Films Annealed in Ammonia Gas", J. Electrochem. Soc.: Solid-State Science and Technology, Oct. 1980, pp. 2248-2251.
Michael F. Leahy, "Directional Plasma Etching of Polysilicon in a CF.sub.3 Cl Discharge", The Electrochemical Society, Extended Abstracts, Abstract No. 271, Oct. 1981, pp. 660-661.
Hideo Sunami, et al., "Characteristics of a Buried Channel, Graded Drain with Punch-Through Stopper (BGP) MOS Device", IEEE Electron Devices Soc., 1981 Symposium on VLSI Technology, Sep. 1981.
Hearn Brian E.
Hey David A.
Seeq Technology Inc.
LandOfFree
Method of fabricating an MOS memory array having electrically-pr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating an MOS memory array having electrically-pr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating an MOS memory array having electrically-pr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-572051