Patent
1997-08-14
2000-01-18
Treat, William M.
G06F 1200
Patent
active
060164034
ABSTRACT:
A state machine for generating a flag that represents the fullness of a FIFO buffer is disclosed. The present invention generates a set of next state variables that are derived generally from a combination of three previous state variables and three additional inputs representing an internally generated look-ahead flag, an external write clock and an external read clock. The next state variables are derived specifically from a product of the previous state variables and complement signals of the previous state variables. The full flag is generated using digital logic decoding techniques that manipulate inputs from the three next state variables, a read clock signal and a write clock signal and a look-ahead decoded internal full flag signal. An empty flag can be generated by switching the read and write clock inputs and changing the look-ahead decoded internal full flag to a look-ahead decoded internal empty flag. All of these features are realized without requiring any counters, adders or decoders in the speed path of the state machine.
REFERENCES:
patent: 4467443 (1984-08-01), Shima
patent: 4802122 (1989-01-01), Auvinen et al.
patent: 4833651 (1989-05-01), Seltzer et al.
patent: 4839866 (1989-06-01), Ward et al.
patent: 4847812 (1989-07-01), Lodhi
patent: 4864543 (1989-09-01), Ward et al.
patent: 4875196 (1989-10-01), Spaderna et al.
patent: 4888739 (1989-12-01), Frederick et al.
patent: 4891788 (1990-01-01), Kreifels
patent: 4942553 (1990-07-01), Dalrymple et al.
patent: 4985867 (1991-01-01), Ishii et al.
patent: 5021994 (1991-06-01), Tai et al.
patent: 5079693 (1992-01-01), Miller
patent: 5084837 (1992-01-01), Matsumoto et al.
patent: 5088061 (1992-02-01), Golnabi et al.
patent: 5121346 (1992-06-01), McClure
patent: 5220529 (1993-06-01), Kohiyama et al.
patent: 5222047 (1993-06-01), Matsuda et al.
patent: 5228002 (1993-07-01), Huang
patent: 5262996 (1993-11-01), Shiue
patent: 5265063 (1993-11-01), Kogure
patent: 5274600 (1993-12-01), Ward et al.
patent: 5278956 (1994-01-01), Thomsen et al.
patent: 5305253 (1994-04-01), Ward
patent: 5311475 (1994-05-01), Huang
patent: 5315184 (1994-05-01), Benhamida
patent: 5317756 (1994-05-01), Komatsu et al.
patent: 5325487 (1994-06-01), Au et al.
patent: 5336938 (1994-08-01), Sywyk
patent: 5345419 (1994-09-01), Fenstermaker et al.
patent: 5365485 (1994-11-01), Ward et al.
patent: 5367486 (1994-11-01), Mori et al.
patent: 5375092 (1994-12-01), Taniguchi et al.
patent: 5381126 (1995-01-01), McClure
patent: 5384744 (1995-01-01), Lee
patent: 5404332 (1995-04-01), Sato et al.
patent: 5406273 (1995-04-01), Nishida et al.
patent: 5406554 (1995-04-01), Parry
patent: 5412611 (1995-05-01), Hattori et al.
patent: 5426612 (1995-06-01), Ichige et al.
patent: 5467319 (1995-11-01), Nusinov et al.
patent: 5471583 (1995-11-01), Au et al.
patent: 5473756 (1995-12-01), Traylor
patent: 5487049 (1996-01-01), Hang
patent: 5490257 (1996-02-01), Hoberman et al.
patent: 5495451 (1996-02-01), Cho
patent: 5502655 (1996-03-01), McClure
patent: 5506809 (1996-04-01), Csoppenszky et al.
patent: 5506815 (1996-04-01), Hsieh et al.
patent: 5508679 (1996-04-01), McClure
patent: 5513318 (1996-04-01), van de Goor et al.
patent: 5515330 (1996-05-01), Hattori et al.
patent: 5519701 (1996-05-01), Colmant et al.
patent: 5521876 (1996-05-01), Hattori et al.
patent: 5528553 (1996-06-01), Saxena
patent: 5546347 (1996-08-01), Ko et al.
patent: 5557575 (1996-09-01), Lee
patent: 5587962 (1996-12-01), Hashimoto et al.
patent: 5619681 (1997-04-01), Benhamida et al.
patent: 5623449 (1997-04-01), Fischer et al.
patent: 5625842 (1997-04-01), Dalrymple
patent: 5627797 (1997-05-01), Hawkins et al.
patent: 5636176 (1997-06-01), Hashimoto et al.
patent: 5642318 (1997-06-01), Knaack et al.
K. Kittrell, 4Kx9X2 Asynchronous FIFOs SN74ACT2235 and SN74ACT2236, Sep. 1995, 1-3, 5-9.
Andrew Hawkins et al., U.S.S.N. 08/567,918 State Machine Design for Generating Half-Full and Half-Empty Flags in an Asynchronous FIFO, filed Dec. 6, 1995.
Andrew Hawkins et al., U.S.S.N. 08/577,712 Circuit for Generating Almost Full and Almost Empty Flags in Asynchronous FIFOS, Filed Dec. 22, 1995.
Andrew Hawkins et al., U.S.S.N. 08/578,209 Programmable Read-Write Word Line Equality Signal Generation for FIFOS, filed Dec. 29, 1995.
Pidugu Narayana et al., U.S.S.N. 08/615,718 Signal Generation Decoder Circuit and Method, filed Mar. 13, 1996.
Pidugu Narayana et al., U.S.S.N. 08/666,751 Half-Full Flag Generator for Synchronous FIFOS. filed Aug. 2, 1996.
P. Forstner, FIFOs With a Word Width of One Bit, First-In, First-Out Technology, Mar. 1996, pp. 1-24.
T. Jackson, FIFO Memories: Solution to Reduce FIFO Metastability, First-In, First-Out Technology, Mar. 1996, pp. 1-6.
T. Jackson, Advanced Bus-Matching/Byte-Swapping Features for Internetworking FIFO Applications, Mar. 1996, pp. 1-3, 5-12.
T. Jackson, Parity-Generate and Parity-Check Features for High-Bandwidth-Computing FIFO Applications, Mar. 1996, pp. 1-3, 5-8.
T. Ishii et al., High-Speed, High-Drive SN74ABT7819 FIFO, Mar. 1996, pp. 1-3, 5-12.
C. Wellheuser et al., Internetworking the SN74ABT3614, Mar. 1996, pp. 1-3, 5-21.
C. Wellheuser, Metastability Performance of Clocked FIFOs, 1996, pp. 1-3, 5-12.
High Speed CMOS 256 x 36 x 2 Bi-direction FIFO, QS725420A, MDSF-00018-01, Apr. 24, 1995, pp. 1-36.
High-Speed CMOS 4K x 9 Clocked FIFO with Output Enable, QS7244A, MDSF-00008-05, Jun. 6, 1995, pp. 1-12.
High-Speed CMOS 1K X 36 Clocked FIFO with Bus Sizing, QS723620, MDSF-00020-00, Jul. 17, 1995, pp. 1-36.
Cypress Preliminary CY7C4425/4205/4215/CY7C4225/4235/4245 64, 256,512, 1K, 2K, 4K x 18 Synchronous FIFOS, pp. 5-67-5-82.
Hawkins Andrew L.
Narayana Pidugu L.
Cypress Semiconductor Corp.
Maiorana Christopher P.
Treat William M.
LandOfFree
State machine design for generating empty and full flags in an a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with State machine design for generating empty and full flags in an a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and State machine design for generating empty and full flags in an a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-569079