Process of performing burn-in and parallel functional testing of

Details Process of performing burn-in and parallel functional testing of Process of performing burn-in and parallel functional testing of

1980-03-12

1983-04-05

Strecker, Gerard R.

Electricity: measuring and testing

Plural, automatically sequential tests

G01R 1512

Patent

active

043792596

ABSTRACT:
A process performed by the manufacturer for testing integrated circuits (ICs) to insure better quality and higher reliability thereof and to eliminate the need for incoming inspection and board level testing by the chip customer. In the embodiment disclosed, in-process testing, wafer-probe testing, die separation, packaging, and one by one assembly line testing of the digital memory ICs for catastrophic failures all proceed according to conventional techniques. A large number of the ICs are then plugged into high-temperature, high signal integrity PC storage cards, each adapted for interconnecting the ICs in row-column arrays to form a memory board. The storage cards are mounted within an environmental chamber and are operatively coupled to corresponding PC driver cards mounted externally of the chamber. Next, accelerated dynamic burn-in of the ICs takes place. The PC storage cards are constructed to electrically isolate groups of the ICs so that if an IC in one group has a shorted input, the ICs in the remaining groups will still receive the appropriate dynamic signals to ensure burn-in thereof. Thereafter long functional/pattern testing of the ICs with continuous error logging occurs while the ICs are still mounted in the chamber. Finally the PC storage cards are removed from the chamber and those ICs which have logged either hard or soft errors are separated. The remaining good ICs are subjected to one by one short functional testing to determine compliance with data sheet specs. After quality control testing, the good ICs are shipped to the chip customer who can safely assemble them into user systems without performing the usual customer level incoming inspection and board level testing.

REFERENCES:
patent: 3039604 (1962-06-01), Bichel et al.
patent: 3235797 (1966-02-01), Boscia et al.
patent: 3344351 (1967-09-01), Simonyan et al.
patent: 3345567 (1967-10-01), Turner et al.
patent: 3408565 (1968-10-01), Frick et al.
patent: 3412333 (1968-11-01), Frick et al.
patent: 3492572 (1970-01-01), Jones et al.
patent: 3609547 (1971-09-01), Shusser
patent: 3656058 (1972-04-01), Leathers
patent: 3704418 (1972-11-01), Loffin
patent: 3710251 (1973-01-01), Hagge et al.
patent: 3746973 (1973-07-01), McMahon, Jr.
patent: 3761808 (1973-09-01), Ryan
patent: 3781683 (1973-12-01), Freed
patent: 3803483 (1974-04-01), McMahon, Jr.
patent: 3842346 (1974-10-01), Bobbitt
patent: 3956698 (1976-05-01), Malmberg et al.
patent: 3979671 (1976-09-01), Meeker et al.
patent: 4000460 (1976-12-01), Kadakia et al.
patent: 4053833 (1977-10-01), Malmberg et al.
patent: 4055754 (1977-10-01), Chesley
patent: 4145620 (1979-03-01), Dice
patent: 4168527 (1979-09-01), Winkley

Affiliated with

Also associated with

Rating

Process of performing burn-in and parallel functional testing of does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process of performing burn-in and parallel functional testing of, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process of performing burn-in and parallel functional testing of will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-566350