Sloped storage node for a 3-D dram cell structure

Details Sloped storage node for a 3-D dram cell structure Sloped storage node for a 3-D dram cell structure

1995-02-13

1996-11-12

Fourson, George

Fishing, trapping, and vermin destroying

437190, 437201, 437193, 437981, H01L 2144

Patent

active

055739792

ABSTRACT:
Generally, the present invention utilizes dry plasma etching techniques such as Electron Cyclotron Resonance (ECR) to produce sloped sidewalls on a DRAM storage cell. The rounded corners of the lower electrode made by this technique allow the advanced dielectric material to be deposited without substantial cracking, and it also allows the capacitance to be closely predicted and controlled due to the uniformity in which the advanced dielectric layer can be fabricated. One embodiment of the present invention is method of making a microelectronic structure comprising a supporting layer (e.g. Si substrate 30) having a principal surface, a lower electrode overlying the principal surface of the supporting layer, and a high-dielectric-constant material layer (e.g. BST 44) overlying the top surface of the lower electrode. The lower electrode comprises a barrier layer (e.g. TiN 36), and an unreactive layer (e.g. Pt 42).

REFERENCES:
patent: 4959745 (1990-09-01), Suguro
patent: 5111355 (1992-05-01), Amand et al.
patent: 5195018 (1993-03-01), Kwon et al.
patent: 5406447 (1995-04-01), Mujozaki

Affiliated with

Also associated with

Rating

Sloped storage node for a 3-D dram cell structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sloped storage node for a 3-D dram cell structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sloped storage node for a 3-D dram cell structure will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-562222