Electronic postage meter having plural computing system

Details Electronic postage meter having plural computing system Electronic postage meter having plural computing system

1983-04-28

1985-06-25

Atkinson, Charles E.

Boots, shoes, and leggings

364466, 364900, G06F 1516

Patent

active

045257850

ABSTRACT:
An electronic postal meter has a control unit, an accounting unit and a printing unit, each incorporating a CPU having a separate crystal controlled clock. Communication between the units is serial character asynchronous, bit synchronous, in message form, with the bits of the messages being timed in accordance with a given schedule for synchronous control. The messages themselves, upon receipt by a receiver, are returned bit by bit to the transmitter, for checking, whereupon the transmitter sends a no-error pulse upon successful comparison of the transmitted message and the message received from the receiver. All control and data signals utilize the same pair of conductors in each direction with precisely defined timing for control.

REFERENCES:
patent: 2242196 (1941-05-01), Thompson et al.
patent: 2491969 (1949-12-01), Gloess
patent: 2934009 (1960-04-01), Bach et al.
patent: 3252149 (1966-05-01), Weida et al.
patent: 3407387 (1968-10-01), Looschen et al.
patent: 3524938 (1970-08-01), Boxall
patent: 3680045 (1972-07-01), Meidan
patent: 3723658 (1973-03-01), Huebner et al.
patent: 3893078 (1975-07-01), Finet
patent: 3910322 (1975-10-01), Hardesty, Jr. et al.
patent: 3921149 (1975-11-01), Kreis et al.
patent: 3938095 (1976-02-01), Check, Jr. et al.
patent: 3942436 (1976-03-01), Lupkas
patent: 3978457 (1976-08-01), Check, Jr. et al.
patent: 4021780 (1977-05-01), Narey et al.
patent: 4045614 (1977-08-01), Takahata et al.
patent: 4050374 (1977-09-01), Check, Jr.
patent: 4084228 (1978-04-01), Dufond et al.
patent: 4093999 (1978-06-01), Fuller et al.
patent: 4097923 (1978-06-01), Eckert, Jr. et al.
patent: 4100601 (1978-07-01), Kaufman et al.
patent: 4137564 (1979-01-01), Spencer
patent: 4145739 (1979-03-01), Dunning et al.
patent: 4180856 (1979-12-01), Check, Jr. et al.
patent: 4220991 (1980-09-01), Hamano et al.
patent: 4251874 (1981-02-01), Check, Jr.
patent: 4257095 (1981-03-01), Nadir
patent: 4281380 (1981-07-01), De Mesa et al.
patent: 4298978 (1981-11-01), Nakamura
Carpenter et al., IEEE Proceedings Computer Communications Networks, "A Microprocessor-Based Local Network Node, " Sep. 1978, pp. 104-109.
Christensen et al., 3rd USA-Japan Computer Conference Proceedings, "Design and Analysis of the Access Protocol for Hyperchannel Networks," Oct. 1978, pp. 86-93.
Pelka, Components Report XIII, "Software-Controlled Septal Data Input into Microprocessor System 8080", No. 4, 1978, pp. 137-140.

Affiliated with

Also associated with

Rating

Electronic postage meter having plural computing system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electronic postage meter having plural computing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic postage meter having plural computing system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-557932