Physical address size selection and page size selection in an ad

Details Physical address size selection and page size selection in an ad Physical address size selection and page size selection in an ad

1994-12-23

1997-04-01

Chan, Eddie P.

39542102, G06F 1210

Patent

active

056175540

ABSTRACT:
An address translator and a method for translating a linear address into a physical address for memory management in a computer is described herein. Different memory sizes, and different page sizes can be selected. The address translator can translate from a standard 32-bit linear address for compatibility with previous 32-bit architectures, and can also translate to a physical memory size with a larger physical address than linear address; i.e., greater than 32 bits (e.g. 36 bits and up), with no increase in access time. The address translator translates a linear address that includes an offset and a plurality of fields used to select entries in a plurality of tables. The format of the linear address into fields is dependent upon the selected memory size and the selected page size. For a large memory size, the tables include a directory pointer table that includes a group of directory pointers, a plurality of page table directories each of which includes a group of page directory entries, and a plurality of page tables each of which includes a group of page table entries. The size of the entries in the tables is dependent upon the selected memory size. The contents of the tables are stored in memory, and furthermore the pointer table is stored in both main memory and in dedicated pointer table registers.

REFERENCES:
patent: 4340932 (1982-07-01), Bakula et al.
patent: 4432053 (1984-02-01), Gaither et al.
patent: 4654777 (1987-03-01), Nakamura
patent: 4669043 (1987-05-01), Kaplinsky
patent: 4679140 (1987-07-01), Gotou et al.
patent: 4758946 (1988-07-01), Shar et al.
patent: 4763250 (1988-08-01), Keshlear et al.
patent: 4792897 (1988-12-01), Gotou et al.
patent: 4835734 (1989-05-01), Kodaira et al.
patent: 4972338 (1990-11-01), Crawford et al.
patent: 4979098 (1990-12-01), Baum et al.
patent: 5023777 (1991-06-01), Sawamoto
patent: 5263140 (1993-11-01), Riordan
patent: 5475827 (1995-12-01), Lee et al.
Data General MV 2000, Chapter 3, Logical To Physical Address Translation; pp. 32-37 (publication information unknown).
i860.TM. Microprocessor Family Programmer's Reference Manual, Intel Corporation Literature Sales, P.O. Box 7641, Mt. Prospect, Ill 650056-7641, Chapter 4, pp. 1-13, 1991.
Patterson, David A. and John L. Hennessey, Computer Architecture A Quantative Approach, Morgan Kaufman Publishers, Inc., San Mateo, California pp. 432-485.
Nelson, Ross P., The 80386 Book; Chapter 6, Memory Architecture; Paging, Microsoft Press, pp. 125-134, 1988.
i486.TM. Processor Programmer's Reference Manual, Chapter 5, Intel Corporation Literature Sales, P.O. Box 7641, Mt. Prospect, Ill 60056-7641, pp. 1-25, 1990.
i860.TM. XP Microprocessor Data Book, Chapter 2, Intel Corporation Literature Sales, P.O. Box 7641, Mt. Prospect, Ill 60056-7641, pp. 21-27, 1991.
"Sun Microsystems: The SPARC.TM. Architecture Manual Version 8"; Sun Microsystems, Inc., 11 Dec. 1990.

Affiliated with

Also associated with

Rating

Physical address size selection and page size selection in an ad does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Physical address size selection and page size selection in an ad, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Physical address size selection and page size selection in an ad will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-547698