Patent
1995-09-29
1997-04-01
Lim, Krisna
39542103, G06F 938, G06F 932
Patent
active
056175507
ABSTRACT:
A data processor, comprising: an instruction fetch unit 111 which fetches instructions from a memory which stores instructions; an instruction decoding unit 112 which decodes the instructions fetched from the instruction fetch unit 111; an instruction execution unit which executes the instructions on the basis of the decoding result by the instruction decoding unit 112; a program counter (DPC) 29 which holds an address of the instruction being decoded in the instruction decoding unit 112; and a branch target address calculation unit 1 which is connected to the instruction fetch unit 111 and the program counter (DPC) 29, adds a value of a branch displacement field transferred from the instruction fetch unit 111 and the instruction address transferred from the program counter (DPC) 29, and transfers the addition result to the instruction fetch unit 111, so that jump instruction can be processed efficiently by pipeline processing.
REFERENCES:
patent: 4471433 (1984-09-01), Matsumoto et al.
patent: 4725947 (1988-02-01), Shonai et al.
patent: 4742451 (1988-05-01), Bruchert et al.
patent: 4764861 (1988-08-01), Shibuya
patent: 4775927 (1988-10-01), Hester et al.
patent: 4777587 (1988-10-01), Case et al.
patent: 4881170 (1989-11-01), Morisada
patent: 4912635 (1990-03-01), Nishimukai et al.
patent: 4977496 (1990-12-01), Onishi et al.
patent: 5075849 (1991-12-01), Kuriyama et al.
patent: 5099419 (1992-03-01), Nomura
patent: 5142634 (1992-08-01), Fite et al.
patent: 5155818 (1992-10-01), Stein et al.
patent: 5237664 (1993-08-01), Usami
patent: 5295248 (1994-03-01), Miyamori
Dobinson et al., "Interfacing to Ethernet Using VLSI Protocol Chips", Interfaces in Computing, vol. 3, No. 3/4 (Dec. 1985), pp. 173-187.
Lee et al., "Branch Prediction Strategies and Branch Target Buffer Design", IEEE Computer, vol. 17, No. 1 (Jan. 1984), pp. 6-22.
"The Gmicro/100 32-Bit Microprocessor", IEEE Micro, vol. 11, No. 4 (Aug. 1991), pp. 20-23 62-72.
"Internal Design and Performance of IBM 3033 Processor", Large General-Purpose Computer by Nikkei Macgrow Hill, (May 1982), pp. 251-263.
Toyohiko Yoshida et al., "The Gmicro/100 32-bit Microprocessor" IEEE, Aug. 1991, pp. 20-23 and 62-72.
"Power PCG01 RISC Microprocessor User's Manual", Motorola, pp. 3-62 to 3-79 .
Matsuo Masahito
Yoshida Toyohiko
Lim Krisna
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Data processor generating jump target address of a jump instruct does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data processor generating jump target address of a jump instruct, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor generating jump target address of a jump instruct will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-547600