Parallel processing system

Details Parallel processing system Parallel processing system

1990-01-23

1992-01-14

Lee, Thomas C.

Boots, shoes, and leggings

3642281, 3642283, 3642286, 364229, 3642292, 3642304, 3642319, 3642394, 364239, 364240, 3642401, 3642442, 364244, 364254, G06F 1520, G06F 1300

Patent

active

050815733

ABSTRACT:
A parallel processing system utilizes a plurality of simultaneously operable arithmetic units to provide matrix-vector products, with each of the arithmetic units implementing the matrix-vector product calculations for plural rows of a matrix stored as vectors in an arithmetic unit. A column of a second matrix is broadcast to the respective arithmetic units whereby the products may be developed in all the arithmetic units simultaneously. The broadcasting of the matrix elements is accomplished via a memory bus which may be employed for selectively or simultaneously accessing registers in the various arithmetic units whereby vector information may be written into memory addresses and calculation results retrieved therefrom.

REFERENCES:
patent: 3573853 (1971-04-01), Watson et al.
patent: 3573854 (1971-04-01), Watson et al.
patent: 3787673 (1974-01-01), Watson et al.
patent: 4085450 (1978-04-01), Tulpule
patent: 4101960 (1978-07-01), Stokes et al.
patent: 4219873 (1980-08-01), Kober et al.
patent: 4302818 (1981-11-01), Niemann
patent: 4435758 (1984-03-01), Lorie et al.
patent: 4481580 (1984-11-01), Martin et al.
patent: 4507726 (1985-03-01), Grinberg et al.
patent: 4507748 (1985-03-01), Cotton
patent: 4514807 (1985-04-01), Nogi
patent: 4525796 (1985-06-01), Omoda
patent: 4541048 (1985-10-01), Propster
patent: 4553203 (1985-11-01), Rau et al.
patent: 4649476 (1987-03-01), Sibigtroth
patent: 4685067 (1987-08-01), Yoshida
patent: 4712175 (1987-12-01), Torii et al.
"Memory-Mapped VLSI Improves Scientific Computer Performance", Computer, vol. 17, No. 5 (May 1984), pp. (99).
Joseph Aseo, "Matrix Array processor Breaks Through Supercomputer Barrier", Computer Design, vol. 23, No. 9 (Aug. 1984), pp. (38,40).
Karen Berney, "IBM Eyes Niche in Burgeoning Supercomputer Market", Electronics, vol. 57, No. 14 (Jul. 12, 1984), pp. (45,46).
"Parallel Architecture Permits Computer to Do 34 1 MIllion Floating-Point Operationsis", Electronics, vol. 57, No. 10 (May 17, 1984), pp. (162).
Alan E. Charlesworth et al., "Introducing Replicated YLSI to Supercomputing: the FPS-164/MAX Scientific Computer", Computer (Mar. 1986).
Batcher, K. E. "Design of a Massively Parallel Processor", IEEE Transactions on Computers, vol. C-29, No. 9 (Sep. 1980), pp. 836-840.
Hillis, W. D., "Chapter 4 The Prototype", In: Hillis, W. D., The Connection Machine (Massachusetts, 1985), pp. 71-90.
Hillis, W. D. The Connection Machine, Massachusetts, Sep., 1981, pp. 1-21, 23-29.

Affiliated with

Also associated with

Rating

Parallel processing system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel processing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel processing system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-545551