System for extracting low level concurrency from serial instruct

Details System for extracting low level concurrency from serial instruct System for extracting low level concurrency from serial instruct

1990-02-05

1993-04-06

Lee, Thomas C.

Boots, shoes, and leggings

364253, 364230, 3642443, 3642545, 364DIG1, 395650, 395375, G06F 704

Patent

active

052010570

ABSTRACT:
An architecture for a central processing unit (cpu) provides for the extraction of low-level concurrency from sequential instruction streams. The cpu includes an instruction queue, a plurality of processing elements, a sink storage matrix for temporary storage of data elements, and relational matrixes storing dependencies between instructions in the queue. An execution matrix stores the dynamic execution state of the instructions in the queue. An executable independence calculator determines which instructions are eligible for execution and the location of source data elements. New techniques are disclosed for determining data independence of instructions, for branch prediction without state restoration or backtracking, and for the decoupling of instruction execution from memory updating.

REFERENCES:
patent: 4153932 (1979-05-01), Dennis et al.
patent: 4229790 (1980-10-01), Gilliland
patent: 4379326 (1983-04-01), Anastas et al.
R. M. Tomasulo, "An Efficient Algorithm for Expoiting Multiple Arithmetic Units", IBM Journal pp. 25-33, Jan. 1967.
G. S. Tjaden and M. J. Flynn, "Detection and Parallel Execution of Independent Instructions". IEEE Transactions on Computers C-19 (10) pp. 889-895, Oct. 1970.
G. S. Tjaden, "Representation of Concurrency with Ordering Matrices", PhD Thesis, The Johns Hopkins University, 1972.
G. S. Tjaden and M. J. Flynn, "Representation of Concurrency with Ordering Matrices", IEEE Transactions on Computers, C-22(8) pp. 752-761, Aug., 1973.
E. M. Riseman and C. C. Foster, "The Inhibition of Potential Parallelism by Conditional Jumps", IEEE Transactions on Computers, pp. 1405-1411, Dec., 1972.
R. M. Keller, "Look-Ahead Processors", ACM Computing Surveys, 7(4) pp. 177-195, Dec., 1975.
J. A. Fisher, "Trace Scheduling: A Technique for Global Microcode Compaction", IEEE Transactions on Computers, C-30(7), Jul., 1981.
R. P. Colwell, R. P. Nix, J. J. O'Donnell, D. B. Papworth and P. K. Rodman, "A VLIW Architecture for a Trace Scheduling Compiler", In Proceedings of the Second International Conference Architectural Support for Programming Languages and Operating Systems, (ASLOS II), pp. 180-192. ACM-IEEE, Sep. 1987.
J. E. Smith, "A Study of Branch Prediction Strategies", In Proceedings of the 8th Annual Symposium on Computer Architecture, pp. 135-148, ACM-IEEE, 1981.
J. K. F. Lee and A. J. Smith, "Branch Prediction Strategies and Branch Target Buffer Design", Computer, IEEE Computer Society 17(1) pp. 6-22, Jan., 1984.
J. E. Thornton, "Design of a Computer System: The Control Data 6600", pp. 125-140. Scott Foresman & Co., 1970.
S. Weiss and J. E. Smith, "Instruction Issue Logic in Pipelined Supercomputers", IEEE Transactions on Computers c-33(11), Nov., 1984.
Y. Patt, W. Hwu and M. Shebanow, "HPS, a New Microarchitecture: Rationale and Introduction", In Proceedings of MICRO-18, pp. 100-108. ACM, Dec., 1985.
R. D. Acosta, J. Kjelstrup and H. C. Torng, "An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors". IEEE Transactions on Computers C-35 pp. 815-828, Sep., 1986.
S. McFarling and J. Hennessay, "Reducing in Cost of Branches", In Proceedings of the 13th Annual Symposium on Computer Architecture, pp. 396-403. ACM-IEEE, Jun. 1986.
R. G. Wedig, "Detection of Concurrency in Directly Executed Language Instruction Streams", PhD Thesis, Stanford University, Jun., 1982.
R. Perron and C. Mundie, "The Architecture of the Alliant FX/8 Computer", In Proceedings of COMPCON 86, pp. 390-393. IEEE, Mar., 1986.
Cydrome, Inc., "CYDRA 5 Directed Dataflow Architecture", Technical Report, Cydrome, Inc. 1589 Centre Pointe Drive, Milpitas, Calif 95035, 1987.

Affiliated with

Also associated with

Rating

System for extracting low level concurrency from serial instruct does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for extracting low level concurrency from serial instruct, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for extracting low level concurrency from serial instruct will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-543246