Digital data processing apparatus using daisy chain control

Details Digital data processing apparatus using daisy chain control Digital data processing apparatus using daisy chain control

1992-03-24

1993-04-06

MacDonald, Allen R.

G06F 1518

Patent

active

052010295

ABSTRACT:
Digital data processing apparatus for use as a three-layer perceptron comprises three sets of processing cells (29A-29D, 29E-29H, 29I-29L). The data inputs of the cells of each set are connected to a respective common data bus (30,32,33) and the data outputs of the cells of each set are connected to a respective common data bus (32,33,34). Input data applied sequentially to the input bus (30) are processed in parallel by the cells (29A-29D) of the first set under the control of a clock pulse generator arrangement (35) which controls synchronized read-out of respective weighting factors from a store included in each cell, accumulation of the thus weighted items of input data, latching of the processing result in each cell, and subsequent read-out of the latched results onto the relevant output bus (32). The read-out results constitute input data for the cells (29E-29H) of the next set, which operate in the same way, as do the cells (29I-29L) of the final set. As an alternative a single set may be used recursively.

REFERENCES:
patent: 4065808 (1977-12-01), Schomberg et al.
patent: 4254474 (1981-03-01), Cooper et al.
patent: 4402045 (1983-08-01), Krol
patent: 4523274 (1985-06-01), Fukunaga et al.
patent: 4574394 (1986-03-01), Holsztynski et al.
patent: 4627021 (1986-12-01), Persoon et al.
patent: 4630193 (1986-12-01), Kris
patent: 4805129 (1989-02-01), David
patent: 4807168 (1989-02-01), Moopenn et al.
patent: 4858177 (1989-08-01), Smith
patent: 4906865 (1990-03-01), Holler
patent: 4937872 (1990-06-01), Hopfield et al.
patent: 4974169 (1990-11-01), Engel
patent: 4994982 (1991-02-01), Duranton et al.
Bailey et al., "Why VLSI Implementations of Associative VLNS Require Connection Mutliplexing", IEEE Annual Int'l Conf. on Neural Networks, 1988, pp. 173-180.
Yasunaga et al., "A Wafer-Scale Integration Neural Network Utilizing Completely Digital Circuits", Proc. LJCNN Int'l Joint Conf. on Neural Networks, Jun. 18-22 1989 vol. 211, 213-217.
Lippmann, R. P., "An Introduction to Computing with Neural Nets", IEEE Magazine, Apr. 1987, pp. 4-22.
Proceedings of the International Conference on Systolic Arrays, San Diego, Calif., May 25th--27, 1988, pp. 163-174, IEEE, New York, US; S. Y. Kung: "Parallel Architectures for Articifical Neural Nets".
Proceedings of the 15th Annual International Symposium on Computer Architecture, Honolulu, Hawaii, May 30-Jun. 2, 1988, pp. 3-11, IEEE, New York, US; J. Ghosh et al.: "Critical Issues in Mapping Neural Networks on Message-Passing Mutlicomputers".

Affiliated with

Also associated with

Rating

Digital data processing apparatus using daisy chain control does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital data processing apparatus using daisy chain control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital data processing apparatus using daisy chain control will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-542616