Fishing – trapping – and vermin destroying
Patent
1994-09-02
1996-11-19
Fourson, George
Fishing, trapping, and vermin destroying
437 44, 437924, 437984, 437 28, 437 29, H01L 21265
Patent
active
055762301
ABSTRACT:
A semiconductor device includes implanted regions (54) formed in a semiconductor layer (12). The implanted regions (54) are self-aligned with field oxide regions (20) and a gate structure (25) and have side edges (56, 57) that are formed at an angle with respect to the (001) plane and bottom edges (58) that are aligned with the (110) plane. Since side edges (56, 57) and not aligned with the (001) plane, when an anneal is performed, recrystallization proceeds primarily from the (110) plane alone rather than from the (110) and (001) planes simultaneously. Accordingly, the edge recrystalline damage caused by the intersecting of recrystallized silicon growing along the (110) and (001) planes simultaneously is avoided.
REFERENCES:
patent: 4755479 (1988-07-01), Miura
patent: 5096841 (1992-03-01), Miura et al.
patent: 5102815 (1992-04-01), Sanchez
patent: 5384270 (1995-01-01), Ueno
patent: 5428240 (1995-06-01), Luv
patent: 5482876 (1996-01-01), Hsieh et al.
A. C. Ajmera et al., "Elimination of end-of-range and mask edge lateral damage in Ge+ preamorphized, B+ implanted Si,"Appl. Phys. Lett., vol. 49, No. 19, Nov. 10, 1986.
Bilodeau Thomas G.
Brady III W. James
Donaldson Richard L.
Fourson George
Texas Instruments Incorporated
LandOfFree
Method of fabrication of a semiconductor device having a tapered does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabrication of a semiconductor device having a tapered, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabrication of a semiconductor device having a tapered will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-540541